论文信息 - 40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT

40-Gbit/s D-type flip-flop and multiplexer circuits using InP HEMT

We developed a novel design technique for a D-type flip-flop (D- FF) circuit that is based on a small-signal-equivalent circuit approach. This technique provides the best condition to operate the D-FF at a high frequency. Using this technique, we fabricated a master-slave D-FF using a 0.15-/spl mu/m InP HEMT technology. We achieved 40-Gbit/s operation with clear-eye-waveform patterns and reduced jitter.

[1] Koichi Murata,et al. A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-/spl mu/m GaAs MESFETs , 1996 .

[2] J. Akagi,et al. A 40-GHz D-type flip-flop using AlGaAs/GaAs HBT's , 1995 .

[3] Taiichi Otsuji,et al. 40-Gbit/s TDM transmission technologies based on ultra-high-speed ICs , 1999 .

[4] M. Yoneyama,et al. A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-/spl mu/m GaAs MESFETs , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[5] J. Akagi,et al. A 40 GHz D-type flip-flop using AlGaAs/GaAs HBTs , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.