Compact modeling and simulation of Random Telegraph Noise under non-stationary conditions in the presence of random dopants

A new methodology for circuit level transient simulation of Random Telegraph Noise (RTN) is proposed. The physically based methodology properly models the microscopic phenomena involved in RTN, including their stochastic nature. Using a modified BSIM code, the compact model is implemented in a SPICE simulator, accounting for non-stationary RTN effects under arbitrary bias. The probability of traps to capture or emit charge carriers is updated at each time step of the transient simulation according to the actual bias conditions of the device. Atomistic device simulations are performed in order to study the impact of trap position along the channel on the amplitude of the contribution of a trap to RTN. These device simulations take into account short-range Coulomb interactions and show the relevance of large local deviations of mobility values of carrier electrons, particularly for traps near the source end of the channel. As a case study, jitter in an oscillator is simulated. It is shown that the methodology properly addresses open issues in the literature, by properly accounting for bias-dependent, non-stationary statistic of RTN phenomena relevant to the design of integrated circuits.

[1]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[2]  Yu Cao,et al.  Simulation of random telegraph Noise with 2-stage equivalent circuit , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Alan F. Murray,et al.  Methodology of Statistical RTS Noise Analysis With Charge-Carrier Trapping Models , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  R. Thewes,et al.  Modeling of statistical low-frequency noise of deep-submicrometer MOSFETs , 2004, IEEE Transactions on Electron Devices.

[5]  Alper Demir,et al.  SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs , 2011, 2011 Design, Automation & Test in Europe.

[6]  M. Tiebout,et al.  Noise Reduction in CMOS Circuits Through Switched Gate and Forward Substrate Bias , 2009, IEEE Journal of Solid-State Circuits.

[7]  Doris Schmitt-Landsiedel,et al.  A Complementary Switched MOSFET Architecture for the 1/f Noise Reduction in Linear Analog CMOS ICs , 2007, IEEE Journal of Solid-State Circuits.

[8]  Gilson I. Wirth,et al.  Statistical RTS model for digital circuits , 2009, Microelectron. Reliab..

[9]  Kazuya Matsuzawa,et al.  Comprehensive Understanding of Random Telegraph Noise with Physics Based Simulation , 2011 .

[10]  D. Vasileska,et al.  A novel approach for introducing the electron-electron and electron-impurity interactions in particle-based simulations , 1999, IEEE Electron Device Letters.

[11]  Hui-Wen Cheng,et al.  Electrical characteristic fluctuation of 16 nm MOSFETs induced by random dopants and interface traps , 2011, 2011 IEEE International Conference on IC Design & Technology.

[12]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[13]  K. Takeuchi,et al.  Direct observation of RTN-induced SRAM failure by accelerated testing and its application to product reliability assessment , 2010, 2010 Symposium on VLSI Technology.

[14]  Dragica Vasileska,et al.  1/f Noise: threshold voltage and ON-current fluctuations in 45 nm device technology due to charged random traps , 2010 .

[15]  Eric A. M. Klumperink,et al.  Relating Random Telegraph Signal Noise in Metal Oxide Semiconductor Transistors to Interface Trap Energy Distribution , 2005 .

[16]  A. Veloso,et al.  Temperature and voltage dependences of the capture and emission times of individual traps in high-k dielectrics , 2011 .

[17]  D. Vasileska,et al.  Accurate Model for the Threshold Voltage Fluctuation Estimation in 45-nm Channel Length MOSFET Devices in the Presence of Random Traps and Random Dopants , 2011, IEEE Electron Device Letters.

[18]  Ajoy Opal,et al.  Time-domain thermal noise simulation of switched capacitor circuitsand delta-sigma modulators , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  E. Simoen,et al.  Random Telegraph Signal: a local probe for single point defect studies in solid-state devices , 2002 .

[20]  Muhammad Ashraful Alam,et al.  Reliability- and Process-variation aware design of integrated circuits — A broader perspective , 2008, 2011 International Reliability Physics Symposium.

[21]  Random telegraph signals with time dependent capture and emission probabilities: Analytical and numerical results , 2010 .

[22]  J. Kolhatkar,et al.  Steady-state and cyclo-stationary RTS noise in mosfets , 2005 .

[23]  E. Klumperink,et al.  Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators , 1999, IEEE J. Solid State Circuits.

[24]  Gilson I. Wirth,et al.  Modeling the impact of RTS on the reliability of ring oscillators , 2010, SBCCI '10.

[25]  A. Asenov,et al.  Statistical aspects of reliability in bulk MOSFETs with multiple defect states and random discrete dopants , 2008, Microelectron. Reliab..

[26]  D. Vasileska,et al.  Static Analysis of Random Telegraph Noise in a 45-nm Channel Length Conventional MOSFET Device: Threshold Voltage and ON-Current Fluctuations , 2011, IEEE Transactions on Nanotechnology.

[27]  B. Nikolić,et al.  Analysis of the relationship between random telegraph signal and negative bias temperature instability , 2010, 2010 IEEE International Reliability Physics Symposium.

[28]  Ralf Brederlow,et al.  Statistical model for MOSFET low-frequency noise under cyclo-stationary conditions , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[29]  Roberto da Silva,et al.  Logarithmic behavior of the degradation dynamics of metal?oxide?semiconductor devices , 2010, 1002.3571.

[30]  A. Ghetti,et al.  Impact of atomistic doping and 3D electrostatics on the variability of RTN time constants in flash memories , 2011, 2011 International Electron Devices Meeting.