Formally-Based Design Evaluation

The paper investigates specification, verification and test generation for synchronous and asynchronous circuits. The approach is called DILL (Digital Logic in LOTOS - the ISO Language Of Temporal Ordering Specification). Relations for (strong) conformance are defined to verify a design specification against a high-level specification. Tools have been developed for automated testing and verification of conformance between an implementation and its specification.

[1]  Ji X. He,et al.  Timed DILL: Digital logic with LOTOS , 1998 .

[2]  Kenneth J. Turner,et al.  Extended DILL: Digital Logic in LOTOS , 1997 .

[3]  Rocco De Nicola,et al.  Three logics for branching bisimulation , 1995, JACM.

[4]  David E. Winkel,et al.  The art of digital design , 1980 .

[5]  David L. Dill,et al.  Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.

[6]  Frank Thomson Leighton,et al.  Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits , 1988 .

[7]  Jan Tretmans,et al.  Test Generation with Inputs, Outputs and Repetitive Quiescence , 1996, Softw. Concepts Tools.

[8]  Ji He,et al.  Formal specification and analysis of digital hardware circuits in LOTOS , 2000 .

[9]  Kenneth J. Turner,et al.  Modelling and Verifying Synchronous Circuits in Dill , 1999 .

[10]  Richard O. Sinnott,et al.  DILL: Specifying Digital Logic in LOTOS , 1993, FORTE.

[11]  Kenneth J. Turner,et al.  Specification and Verification of Synchronous Hardware using LOTOS , 1999, FORTE.

[12]  Ganesh Gopalakrishnan,et al.  A correctness criterion for asynchronous circuit validation and optimization , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Igor Benko,et al.  Parallel Program and Asynchronous Circuit Design , 1995 .

[14]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[15]  Guy Leduc,et al.  An Introduction to ET-LOTOS for the Description of Time-Sensitive Systems , 1997, Comput. Networks ISDN Syst..

[16]  Kenneth J. Turner,et al.  Protocol-Inspired Hardware Testing , 1999, IWTCS.

[17]  Kenneth J. Turner,et al.  Verifying and Testing Asynchronous Circuits using LOTOS , 2000, FORTE.