FPGA Implementation of De-interlacing Using Hybrid Interpolation
暂无分享,去创建一个
This paper presents an efficient deinterlacing technique using hybrid interpolation and its FPGA implementation. Our algorithm is based on motion adaptive technique which combines intra-field and inter-field deinterlacing method. The moving and static regions are classified by motion detection algorithm. Static regions are deinterlaced by temporal interpolation, while moving regions are deinterlaced by a hybrid interpolation. Our hybrid interpolation is a combination of spatial edge-dependent deinterlacing and temporal deinterlacing with a spatio-temporal factor. A hardware implementation for proposed algorithm is designed and targeted for HDTV applications. Experimental results indicate that the proposed algorithm outperforms conventional approaches with respect to both objective and subjective criteria.
[1] Mitsunori Makino,et al. A CG-Generated Flood-Hazard Map System Using Particle Method with 3D Digital Map , 2009 .
[2] Young-Hyun Jun,et al. Low-Power Data Serializer for Mobile TFT-LCD Driver IC , 2009 .