Adaptive Blocker Rejection Continuous-Time $\Sigma \Delta $ ADC for Mobile WiMAX Applications

An adaptive blocker-rejection wideband continuous-time (CT) sigma-delta (SigmaDelta) analog-to-digital converter (ADC) is presented. An integrated blocker detector reconfigures the ADC loop architecture to avoid overloading in the presence of strong interferers, improving receiver channel selectivity and sensitivity without increasing its dynamic range (DR) requirements. The adaptive operation relaxes receiver baseband channel filtering requirements for a worldwide inter-operability for microwave access (WiMAX, IEEE 802.16e) receiver. The ADC achieves 71 dB of dynamic range (DR), 65 dB of peak SNDR and 68 dB of peak SNR over a 10 MHz signal bandwidth, consuming 18 mW from a 1.2 V supply. The ADC system reconfigures the loop filter topology within 51 mus, improving receiver selectivity without any transient impact on BER. In the blocker suppression mode, the ADC can withstand 30 dBc blocker at the adjacent channel, achieving - 22 dB error vector magnitude (EVM) with a 24 Mb/s 16-QAM signal. The IC is fabricated on a 130 nm 8-level metal, metal-insulator-metal (MIM) capacitor, CMOS technology, occupying 1.5 times 0.9 mm2 silicon area.

[1]  Doug Garrity,et al.  A Single Analog-to-Digital Converter That Converts Two Separate Channels (I and Q) in a Broadband Radio Receiver , 2008, IEEE Journal of Solid-State Circuits.

[2]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Y. Tsividis,et al.  A Channel-Select Filter With Agile Blocker Detection and Adaptive Power Dissipation , 2007, IEEE Journal of Solid-State Circuits.

[4]  T. Yamamoto,et al.  A 63 mA 112/94 dB DR IF Bandpass $\Delta\Sigma$ Modulator With Direct Feed-Forward Compensation and Double Sampling , 2008, IEEE Journal of Solid-State Circuits.

[5]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[6]  Bang-Sup Song,et al.  A 65nm CMOS CT ΔΣ Modulator with 81dB DR and 8MHz BW Auto-Tuned by Pulse Injection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[8]  John Choma,et al.  A high-speed fully differential current switch , 2000 .

[9]  Tao Wang,et al.  A 5–6 GHz 1-V CMOS Direct-Conversion Receiver With an Integrated Quadrature Coupler , 2007, IEEE Journal of Solid-State Circuits.

[10]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[11]  Thomas Burger,et al.  A 13.5mW, 185 MSample/s ΔΣ-modulator for UMTS/GSM dual-standard IF reception , 2001 .

[12]  Chih-Kong Ken Yang,et al.  A 14-bit, 10-Msamples/s D/A converter using multibit /spl Sigma//spl Delta/ modulation , 1999 .

[13]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[14]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[15]  Zhimin Li,et al.  A 14 Bit Continuous-Time Delta-Sigma A/D Modulator With 2.5 MHz Signal Bandwidth , 2007, IEEE Journal of Solid-State Circuits.

[16]  Krishnamurthy Soumyanath,et al.  A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Hooman Darabi.  A Blocker Filtering Technique for Wireless Receivers , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[19]  B. Wooley,et al.  A 14-bit , 10-Msamples / s D / A Converter Using Multibit Modulation , 1998 .

[20]  William Redman-White,et al.  A Versatile, Low Power, High Performance BiCMOS MIMO/Diversity Direct Conversion Transceiver IC for WiBro/WiMAX (802.16e) , 2008, IEEE Journal of Solid-State Circuits.

[21]  A.H.M. van Roermund,et al.  A continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to interferers , 2004, IEEE Journal of Solid-State Circuits.

[22]  A. Torralba,et al.  A 4.7mW 89.5dB DR CT complex /spl Delta//spl Sigma/ ADC with built-in LPF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[23]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[24]  T. Olsson,et al.  Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time /spl Sigma//spl Delta/ ADC , 2005, IEEE Journal of Solid-State Circuits.

[25]  S.S. Taylor,et al.  A Broadband Low-Cost Direct-Conversion Receiver Front-End in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[26]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[27]  Kathleen Philips,et al.  A continuous-time ΣΔ ADC with increased immunity to interferers , 2004 .