ATPG method with a hybrid compaction technique for combinational digital systems

In this paper, the Test Pattern Generation (TPG) with a new simple hybrid (dynamic and static) compaction technique for combinational logic circuits and systems is presented. Digital systems are implemented nowadays on an advance VLSI technology, which is called Field Programmable Gate Array (FPGA). The test procedure requires a deliberate introduction of faults in the System Under Test (SUT). FPGA circuits and systems are developed and written in Hardware Description Languages (HDLs). In addition, a novel method is also proposed and implemented in order to intentionally inject faults in the Verilog HDL code design of the SUT. It covers all possible fault locations in the SUT. This approach provides high quality compact test vectors and efficient memory utilization in comparison with other state-of-the-art methods. Not only are the hardness of individual faults and the sensitiveness of fault locations determined, but also their effectiveness is proposed in the fault tolerance strategy.

[1]  Michael H. Schulz,et al.  ESSENTIAL: an efficient self-learning test pattern generation algorithm for sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[2]  André Ivanov,et al.  Design of an optimal test access architecture using a genetic algorithm , 2001, Proceedings 10th Asian Test Symposium.

[3]  F. H. SUMNER.  Computing Conference , 1968, Nature.

[4]  Chia Yee Ooi,et al.  Study on Test Compaction in High-Level Automatic Test Pattern Generation (ATPG) Platform , 2013 .

[5]  Carson Dunbar,et al.  Using Platform FPGAs for Fault Emulation and Test-set Generation to Detect Stuck-at Faults , 2011, J. Comput..

[6]  Kewal K. Saluja,et al.  Methods for dynamic test vector compaction in sequential test generation , 1996, Proceedings of 9th International Conference on VLSI Design.

[7]  Anand Raghunathan,et al.  Bottleneck removal algorithm for dynamic compaction in sequential circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Rolf Drechsler,et al.  Optimization-based multiple target test generation for highly compacted test sets , 2014, 2014 19th IEEE European Test Symposium (ETS).

[9]  Sadiq M. Sait,et al.  Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse Order Restoration and Test Relaxation , 2005, 14th Asian Test Symposium (ATS'05).

[10]  Sharada Jha,et al.  Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults , 2013 .

[11]  Michael G. Dimopoulos,et al.  Efficient static compaction of test sequence sets through the application of set covering techniques , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[12]  I. Grout,et al.  A study on the effect of test vector randomness on test length and its fault coverage , 2012, 2012 10th IEEE International Conference on Semiconductor Electronics (ICSE).

[13]  Krishnendu Chakrabarty,et al.  Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization , 2012, 2012 IEEE 21st Asian Test Symposium.

[14]  Sayed Masoud Sayedi,et al.  Fault coverage improvement and test vector generation for combinational circuits using spectral analysis , 2012, 2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE).

[15]  Brendan Tran Morris,et al.  Fast FPGA-based fault injection tool for embedded processors , 2013, International Symposium on Quality Electronic Design (ISQED).

[16]  Robert Wille,et al.  Improved SAT-based ATPG: More constraints, better compaction , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Kwang-Ting Cheng,et al.  Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Seyed Ghassem Miremadi,et al.  FPGA-Based Fault Injection into Synthesizable Verilog HDL Models , 2008, 2008 Second International Conference on Secure System Integration and Reliability Improvement.

[19]  Anand Raghunathan,et al.  Acceleration techniques for dynamic vector compaction , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[20]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[21]  A. Baid,et al.  Generating test patterns for fault detection in combinational circuits using genetic algorithm , 2013, 2013 Students Conference on Engineering and Systems (SCES).

[22]  Zainalabedin Navabi.  Digital System Test and Testable Design: Using HDL Models and Architectures , 2010 .

[23]  Andrea Domenici,et al.  GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs , 2013, J. Syst. Archit..

[24]  Irith Pomeranz,et al.  Dynamic test compaction for synchronous sequential circuits using static compaction techniques , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[25]  Rolf Drechsler,et al.  On Acceleration of SAT-Based ATPG for Industrial Designs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Sudhakar M. Reddy,et al.  A Cube-Aware Compaction Method for Scan ATPG , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[27]  Sudhakar M. Reddy,et al.  Dynamic Compaction in SAT-Based ATPG , 2009, 2009 Asian Test Symposium.

[28]  Lilia Zaourar,et al.  A multi-objective optimization for memory BIST sharing using a genetic algorithm , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[29]  Elena Gramatova,et al.  Test pattern generation for the combinational representation of asynchronous circuits , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[30]  A. R. Khatri,et al.  Technique for FPGA based Fault Injection Tool , 2014 .

[31]  Sudhakar M. Reddy,et al.  SAT-Based Test Pattern Generation with Improved Dynamic Compaction , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[32]  Ashraf Salem,et al.  Don't cares based dynamic test vector compaction in SAT-ATPG , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[33]  Robert Wille,et al.  PASSAT 2.0: A multi-functional SAT-based testing framework , 2013, 2013 14th Latin American Test Workshop - LATW.