Data Mining for Optimizing IC Feature Designs to Enhance Overall Wafer Effectiveness

As global competition continues to strengthen in semiconductor industry, semiconductor companies have to continuously advance manufacturing technology and improve productivity to maintain competitive advantages. Die cost is significantly influenced by wafer productivity that is determined by yield rate and the number of gross dies per wafer. However, little research has been done on design for manufacturing and productivity enhancement through increasing the gross die number per wafer and decreasing the required shot number for exposure. This paper aims to propose a novel approach to improve overall wafer effectiveness via data mining to generate the optimal IC feature designs that can bridge the gap between integrated circuit (IC) design and wafer fabrication by providing chip designer with the optimal IC feature size in the design phase to increase gross dies and reduce the required shots. An empirical study was conducted in a leading semiconductor company for validation. The results have shown that the proposed approach can effectively enhance wafer productivity. Indeed, the developed solution has been implemented in the company to provide desired IC features to IC designers to enhance overall wafer effectiveness.

[1]  Jamil Kawa,et al.  Design for Manufacturability and Yield for Nano-Scale CMOS , 2007, Series on Integrated Circuits and Systems.

[2]  A. Etemad-Shahidi,et al.  COMPARISON BETWEEN M5 MODEL TREE AND NEURAL NETWORKS FOR PREDICTION OF SIGNIFICANT WAVE HEIGHT IN LAKE SUPERIOR , 2009 .

[3]  C. Terwiesch,et al.  Learning and process improvement during production ramp-up , 1998 .

[4]  Costas J. Spanos,et al.  Semiconductor yield improvement: results and best practices , 1995 .

[5]  D.K. de Vries,et al.  Investigation of gross die per wafer formulas , 2005, IEEE Transactions on Semiconductor Manufacturing.

[6]  Chen-Fu Chien,et al.  System on a Chip 2008: Global Unichip Corp. , 2008 .

[7]  R. Leachman,et al.  Integration of speed economics into decision-making for manufacturing management , 2007 .

[8]  Roger E. Bohn,et al.  Noise and learning in semiconductor manufacturing , 1995 .

[9]  Chen-Fu Chien,et al.  A cutting algorithm for optimizing the wafer exposure pattern , 2001 .

[10]  Chen-Fu Chien,et al.  Manufacturing Intelligence to Exploit the Value of Production and Tool Data to Reduce Cycle Time , 2011, IEEE Transactions on Automation Science and Engineering.

[11]  Chen-Fu Chien,et al.  An iterative cutting procedure for determining the optimal wafer exposure pattern , 1999 .

[12]  Dimitri P. Solomatine,et al.  Neural networks and M5 model trees in modelling water level-discharge relationship , 2005, Neurocomputing.

[13]  อนิรุธ สืบสิงห์,et al.  Data Mining Practical Machine Learning Tools and Techniques , 2014 .

[14]  C. N. Berglund,et al.  Mask Cost and Profitability in Photomask Manufacturing: An Empirical Analysis , 2006, IEEE Transactions on Semiconductor Manufacturing.

[15]  Chen-Fu Chien,et al.  Overall Wafer Effectiveness (OWE): A novel industry standard for semiconductor ecosystem as a whole , 2013, Comput. Ind. Eng..

[16]  D. Solomatine,et al.  Model trees as an alternative to neural networks in rainfall—runoff modelling , 2003 .

[17]  Shengwei Ding,et al.  Economic Efficiency Analysis of Wafer Fabrication , 2007, IEEE Transactions on Automation Science and Engineering.

[18]  Chen-Fu Chien,et al.  A system for online detection and classification of wafer bin map defect patterns for manufacturing intelligence , 2013 .

[19]  Chen-Fu Chien,et al.  Manufacturing intelligence for semiconductor demand forecast based on technology diffusion and product life cycle , 2010 .

[20]  C. Terwiesch,et al.  The economics of yield-driven processes , 1999 .

[21]  Chen-Fu Chien,et al.  Manufacturing intelligence to forecast and reduce semiconductor cycle time , 2012, J. Intell. Manuf..

[22]  A. Fayed,et al.  Scale, Scope, and Speed—Managing the Challenges of Multiproduct Manufacturing , 2010, IEEE Transactions on Semiconductor Manufacturing.

[23]  Wen-Chih Wang,et al.  Data mining for yield enhancement in semiconductor manufacturing and an empirical study , 2007, Expert Syst. Appl..

[24]  Luk N. Van Wassenhove,et al.  Behind the Learning Curve: Linking Learning Activities to Waste Reduction , 2000 .

[25]  Armin Shmilovici,et al.  Data mining for improving a cleaning process in the semiconductor industry , 2002 .

[26]  J. R. Quinlan.  Learning With Continuous Classes , 1992 .

[27]  A. Ferris-Prabhu.  An algebraic expression to count the number of chips on a wafer , 1989, IEEE Circuits and Devices Magazine.

[28]  Christopher S. Tang.  Designing an optimal production system with inspection , 1991 .

[29]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[30]  Charles Weber.  Yield learning and the sources of profitability in semiconductor manufacturing and process development , 2002, 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259).