A fully resurfed, BiCMOS-compatible, high voltage MOS transistor

In this paper a fully resurfed, high voltage MOS structure compatible with submicron BiCMOS technology is proposed and implemented. The device is junction-isolated and is therefore suitable for high-side drive applications. Using this structure, the resurf condition in the device can be optimized without altering the well regions. Devices with breakdown voltages over 200 V and specific on-resistances on the order of 20 m/spl Omega//spl middot/cm/sup 2/ were obtained.

[1]  J. Appels,et al.  High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.

[2]  Shih Wei Sun,et al.  Integration of power LDMOS into a low-voltage 0.5 mu m BiCMOS technology , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  C.A.T. Salama,et al.  Submicron BICMOS compatible high voltage MOS transistors , 1994, Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics.

[4]  B. Tait,et al.  A Sub-Micron BiCMOS Technology for Telecommunications , 1991, ESSDERC '91: 21st European Solid State Device Research Conference.