Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA

This paper presents a built-in self-test (BIST) design for fault detection and fault diagnosis of static-RAM (SRAM)-based field-programmable gate arrays (FPGAs). The proposed FPGA BIST structure can test both the interconnect resources [wire channels and programmable switches (PSs)] and lookup tables (LUTs) in the configurable logic blocks (CLBs). The test pattern generator and output response analyzer are configured by existing CLBs in FPGAs; thus, no extra area overhead is needed for the proposed BIST structure. The target fault detection/diagnosis of the proposed BIST structure are open/short and delay faults in the wire channels, stuck on/off faults in PSs, and stuck-at-0/1 faults in LUTs. The applications on XC4000-series FPGAs show that 100% fault coverage of the proposed FPGA BIST structure can be obtained. Additionally, the test results reveal that good performance in fault detection and fault diagnosis on both interconnect resources and CLBs can be achieved at levels similar to those required in previous works.

[1]  Xiaoling Sun,et al.  A unified global and local interconnect test scheme for Xilinx XC4000 FPGAs , 2004, IEEE Transactions on Instrumentation and Measurement.

[2]  Olivier Héron,et al.  On the reliability evaluation of SRAM-based FPGA designs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[3]  Mohammed Niamat,et al.  A BIST scheme for testing the interconnects of SRAM-based FPGAs , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[4]  W. Wang.  RC hardened FPGA configuration SRAM cell design , 2004 .

[5]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[6]  Charles E. Stroud,et al.  Online BIST and BIST-based diagnosis of FPGA logic blocks , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Patrick Girard,et al.  An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs , 2006, J. Electron. Test..

[8]  S. Simmons,et al.  BIST-diagnosis of interconnect fault locations in FPGA's , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[9]  M. Pasotti,et al.  A reconfigurable signal processing IC with embedded FPGA and multiport Flash memory , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[10]  Shahin Toutounchi,et al.  FPGA test and coverage , 2002, Proceedings. International Test Conference.

[11]  Jian Xu,et al.  Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[12]  Marco Pasotti,et al.  A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory , 2003, DAC.

[13]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[14]  Jian Xu,et al.  Testing Xilinx XC4000 configurable logic blocks with carry logic-modules , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[15]  Charles E. Stroud,et al.  BIST-based diagnosis of FPGA interconnect , 2002, Proceedings. International Test Conference.

[16]  Stephen M. Trimberger.  Field-Programmable Gate Array Technology , 2007 .

[17]  Tian Xia,et al.  An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults , 2006, J. Electron. Test..

[18]  Parag K. Lala,et al.  Self-checking logic design for FPGA implementation , 2003, IEEE Trans. Instrum. Meas..

[19]  Fabrizio Lombardi,et al.  Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[20]  Shyue-Kung Lu,et al.  Built-in self-test and fault diagnosis for lookup table FPGAs , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[21]  Zainalabedin Navabi,et al.  A Low Power BIST Architecture for FPGA Look-Up Table Testing , 2003, VLSI-SOC.

[22]  Peter Collins,et al.  Hierarchical boundary-scan: a Scan Chip-Set solution , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[23]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Fabrizio Lombardi,et al.  On the diagnosis of programmable interconnect systems: Theory and application , 1996, Proceedings of 14th VLSI Test Symposium.