Spatio-Temporally-Shared Reconfigurable Fast Fourier Transform architecture design

The Fast Fourier Transform (FFT) has been one of the most popular and widely-used transform functions in communication hardware designs. With growing digital convergence, a single device needs to support multiple communication protocols, all of which need FFT computations. Currently, most FFT designs are either not shareable across applications or only among a fixed set of applications. This work proposes a novel reconfigurable FFT design called Spatio-Temporally-shAred Reconfigurable Fast Fourier Transform (STARFFT), which leverages on the partial dynamic reconfiguration technology such that it can be shared across arbitrary set of applications. STARFFT has a software driver that checks feasibility, schedules applications, and reconfigures the hardware. STARFFT hardware has several radix-2 pipelines that are time-multiplexed among applications such that significant reductions in hardware resource requirements and in power consumption are achieved. Experimental results show that STARFFT can reduce the total hardware resource usage by nearly 88% and the power consumption requirements by about 90%.

[1]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[2]  Boopal Padma Prasad,et al.  A Reconfigurable FFT Architecture for Variable Length and Multi-Streaming WiMax Wireless OFDM Standards , 2011 .

[3]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[4]  T. Vigneswaran,et al.  Reconfigurable FFT Processor - A Broader Perspective Survey , 2013 .

[5]  Yoshikazu Miyanaga,et al.  Reconfigurable two-dimensional pipeline FFT processor in OFDM cognitive radio systems , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  M. Eladawy,et al.  Efficient FPGA implementation of FFT/IFFT Processor , 2009 .

[7]  Sau-Gee Chen,et al.  An efficient memory-based FFT architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Y. Miyanaga,et al.  A study of dynamic reconfigurable FFT processor for OFDM based cognitive radio , 2007, 2007 International Symposium on Communications and Information Technologies.

[9]  Alvin M. Despain,et al.  Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.

[10]  Chin-Liang Wang,et al.  A new memory-based FFT processor for VDSL transceivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[12]  Chin-Liang Wang,et al.  A novel memory-based FFT processor for DMT/OFDM applications , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[13]  Joseph M. Palmer,et al.  The Hybrid Architecture Parallel Fast Fourier Transform (HAPFFT) , 2005 .