Network-on-Chip Architecture Exploration Framework
暂无分享,去创建一个
Wolfgang Rosenstiel | Oliver Bringmann | Jochen Zimmermann | Timo Schönwald | W. Rosenstiel | O. Bringmann | J. Zimmermann | Timo Schönwald
[1] Narayanan Vijaykrishnan,et al. Reliability concerns in embedded system designs , 2006, Computer.
[2] Wolfgang Rosenstiel,et al. Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).
[3] Rainer Leupers,et al. Early ISS Integration into Network-on-Chip Designs , 2004, SAMOS.
[4] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[5] Oliver Bringmann,et al. Comprehensive platform and component modeling of heterogeneous interconnected systems , 2008, 2008 Forum on Specification, Verification and Design Languages.
[6] Luca Benini,et al. SystemC Cosimulation and Emulation of Multiprocessor SoC Designs , 2003, Computer.
[7] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[8] Sri Parameswaran,et al. NoCGEN:a template based reuse methodology for Networks On Chip architecture , 2004, 17th International Conference on VLSI Design. Proceedings..
[9] Srinivasan Murali,et al. SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..
[10] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[11] Ranga Vemuri,et al. optiMap: a tool for automated generation of NoC architectures using multi-port routers for FPGAs , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[12] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[13] O. Bringmann,et al. Region-based routing algorithm for Network-on-Chip architectures , 2007, Norchip 2007.
[14] L. Benini,et al. Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.
[15] Axel Jantsch,et al. NNSE: Nostrum Network-on-Chip Simulation Environment , 2005 .
[16] Shekhar Y. Borkar,et al. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.
[17] Daniel Gajski,et al. Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[18] Wolfgang Rosenstiel,et al. Integration of high-level synthesis in ESL platform modeling by automated generation of protocol adapters , 2009, 2009 International Conference on Communications, Circuits and Systems.
[19] Massimo Poncino,et al. Native ISS-SystemC integration for the co-simulation of multi-processor SoC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.