Stress-induced voiding beneath vias with wide copper metal leads

The phenomenon of stress-induced voiding beneath vias with wide copper (Cu) metal leads was studied using via chain structures stressed at temperatures ranging from 150/spl deg/C to 200/spl deg/C. After a 1000-hour stress migration (SM) test, via chain structures with extremely high resistance were mainly observed at the edge of the wafer. In addition, it was found that the geometrical dependency of stress-induced voiding could possibly be eliminated with increased process robustness. Dual-via interconnects were also proven to improve SM performance and for the first time, advanced physical analysis techniques were employed to study the cause of the improvement.

[1]  H. Kaneko,et al.  Stress-induced voiding phenomena for an actual CMOS LSI interconnects , 2002, Digest. International Electron Devices Meeting,.

[2]  Jeong-Lim Nam,et al.  Mechanisms of stress-induced voids in multi-level Cu interconnects , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[3]  E. Murakami,et al.  Suppression of stress-induced voiding in copper interconnects , 2002, Digest. International Electron Devices Meeting,.

[4]  S. C. Lin,et al.  Stress-induced voiding and its geometry dependency characterization , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[5]  K. Pey,et al.  Stress-induced voiding in multi-level copper/low-k interconnects , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[6]  G. Alers,et al.  Barrier-first integration for improved reliability in copper dual damascene interconnects , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[7]  Joe W. McPherson,et al.  Stress-induced voiding under vias connected to wide Cu metal leads , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).