Empirical Study of Block Placement by Cluster Refinement

In this paper we propose an efficient cluster refinement approach for macro-cell placement. The algorithm selects a cluster of blocks dynamically, and finds an optimal solution for all the blocks in the cluster simultaneously. This is different from previous zone refinement approach which optimizes the allocation of one single block in each operation. Experimental results on the MCNC benchmark circuits show that the approach achieves excellent area utilization while minimizing the wire length at the same time.

[1]  Richard E. Neapolitan,et al.  Foundations of Algorithms , 1996 .

[2]  Jin Xu,et al.  Cluster refinement for block placement , 1997, DAC.

[3]  H. Murata,et al.  Rectangle-packing-based module placement , 1995, ICCAD 1995.

[4]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[5]  Takashi Kambe,et al.  Hybrid floorplanning based on partial clustering and module restructuring , 1996, ICCAD 1996.

[6]  Prithviraj Banerjee.  Parallel algorithms for VLSI computer-aided design , 1994 .

[7]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[8]  Hidetoshi Onodera,et al.  Branch-and-bound placement for building block layout , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  T. C. Hu,et al.  Combinatorial algorithms , 1982 .

[10]  Chung-Kuan Cheng,et al.  Module Placement Based on Resistive Network Optimization , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  R. Burkard,et al.  A heuristic for quadratic Boolean programs with applications to quadratic assignment problems , 1983 .

[12]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[13]  Ernest S. Kuh,et al.  Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  'Zone-refining' techniques for IC layout compaction , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Chung-Kuan Cheng,et al.  An efficient multilevel placement technique using hierarchical partitioning , 1992 .

[16]  Ernest S. Kuh,et al.  EXPLORER: an interactive floorplanner for design space exploration , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.