Increasing the level of autonomy of systems demands confident controlling and task management units. To ensure a trusted system operation, several core capabilities have to be fulfilled: reliable sensing abilities, efficient data processing, and well-organised information dissemination. Dependent on the field of application, different types of sensors are required to meet the given operational tasks. In context of pattern recognition and object surveillance scenarios, electro-optical (EO) sensors offer superior sensing capabilities. Regarding to processing of high-resolution image data, real-time aspects represent one of the most challenging issues, especially in the domain of resource-limited, embedded systems. This paper presents a novel concept for hardware-accelerated computation of high-resolution EO sensor data using FPGAs (Field Programmable Gate Arrays). The concept focuses a complete integration of the image processing chain. Reconfigurable FPGA technologies combine the flexibility of general-purpose processors with the advantages of application-specific integrated circuits. We introduce two data processing approaches that utilise specific FPGA capabilities: data and task parallelisation. Data parallelisation reduces the amount of data to be treated by a discrete processing entity. Task parallelisation concatenates weak pattern detection methods to a strong detector. These strategies, used separately or combined, enable the conversion of sequential image processing chains to parallelised hardware design. The concepts in this paper improve the confidence of pattern recognition results significantly. At the same time, the computation speed increases, especially in comparison to microcontroller based processing units. This allows an energy-efficient realisation of complex high-resolution image processing tasks in resourcelimited, embedded environments.
[1]
Donald G. Bailey,et al.
A Real-time FPGA Implementation of a Barrel Distortion Correction Algorithm with Bilinear Interpolation
,
2003
.
[2]
Markos Papadonikolakis,et al.
A novel FPGA-based SVM classifier
,
2010,
2010 International Conference on Field-Programmable Technology.
[3]
Matthijs C. Dorst.
Distinctive Image Features from Scale-Invariant Keypoints
,
2011
.
[4]
Karl-Heinz Franke,et al.
GPU vs FPGA: Example Application on White Light Interferometry
,
2011,
2011 International Conference on Reconfigurable Computing and FPGAs.
[5]
Ryan Kastner,et al.
Fpga-based face detection system using Haar classifiers
,
2009,
FPGA '09.
[6]
Gerd Wanielik,et al.
Applying multi level processing for robust geometric lane feature extraction
,
2010,
2010 IEEE Conference on Multisensor Fusion and Integration.
[7]
Wolfram Burgard,et al.
Probabilistic Robotics (Intelligent Robotics and Autonomous Agents)
,
2005
.
[8]
C. T. Johnston.
Implementing Image Processing Algorithms on FPGAs
,
2005
.
[9]
Daniel L. Rosenband,et al.
A design case study: CPU vs. GPGPU vs. FPGA
,
2009,
2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.
[10]
Christophe Bobda,et al.
Scratch detector–A FPGA based system for scratch detection in industrial picture development
,
2010,
International Symposium on Industrial Embedded System (SIES).
[11]
Andrew Hunter,et al.
FPGA implementation of Naive Bayes classifier for visual object recognition
,
2011,
CVPR 2011 WORKSHOPS.