A fully-asynchronous low-power framework for GALS NoC integration

Requiring more bandwidth at reasonable power consumption, new communication infrastructures must provide adequate solutions to guarantee performance during physical integration. In this paper, we propose the design of a low-power asynchronous Network-on-Chip which is implemented in a bottom-up approach using optimized hard-macros. This architecture is fully testable and a new design flow is proposed to overcome CAD tools limitations regarding asynchronous logic. The proposed architecture has been successfully implemented in CMOS 65nm in a complete circuit. It achieves a 550Mflit/s throughput on silicon, and exhibits 86% power reduction compared to an equivalent synchronous NoC version.

[1]  Gilles Sicard,et al.  Statistic Implementation of QDI Asynchronous Primitives , 2003, PATMOS.

[2]  Edith Beigné,et al.  Design and Implementation of a GALS Adapter for ANoC Based Architectures , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[3]  Simon W. Moore,et al.  Demystifying Data-Driven and Pausible Clocking Schemes , 2007, 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07).

[4]  Edith Beigné,et al.  Power Reduction of Asynchronous Logic Circuits Using Activity Detection , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[6]  Fabien Clermidy,et al.  An Open and Reconfigurable Platform for 4G Telecommunication: Concepts and Application , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[7]  Vincent Beroulle,et al.  Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application , 2009, IET Comput. Digit. Tech..

[8]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[9]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[10]  Luca Benini,et al.  Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs , 2003, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[11]  Christian Bernard,et al.  A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Ran Ginosar,et al.  High Rate Data Synchronization in GALS SoCs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[14]  Alexandre M. Amory,et al.  Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[15]  Ran Ginosar,et al.  An asynchronous router for multiple service levels networks on chip , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[16]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.