Improving the Test of NoC-Based SoCs with Help of Compression Schemes

Re-using the network in a NoC-based system as a test access mechanism is an attractive solution as pointed out by several authors. As a consequence, testing of NoC-based SoCs is becoming a new challenge for designers. However, the effectiveness of testing methods is highly dependent on the number of test interfaces with the tester. This paper proposes the use of a test data compression scheme to increase the number of test interfaces (thus increasing test parallelism) without increasing the number of required automated test equipment (ATE) channels. We show that the combination of compression and NoC-based test scheduling allows a drastic reduction of the system test time at the expense of a very small area overhead.

[1]  Luigi Carro,et al.  Reusing an on-chip network for the test of core-based systems , 2004, TODE.

[2]  Ming Li,et al.  An efficient wrapper scan chain configuration method for network-on-chip testing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[3]  Alexandre M. Amory,et al.  DfT for the Reuse of Networks-on-Chip as Test Access Mechanism , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[4]  Dhiraj K. Pradhan,et al.  Reuse-based test access and integrated test scheduling for network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[5]  Sudhakar M. Reddy,et al.  Finite memory test response compactors for embedded test applications , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Bruno Rouzeyre,et al.  Fitting ATE channels with scan chains: a comparison between a test data compression technique and serial loading of scan chains , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).

[7]  Nur A. Touba,et al.  Test data compression using dictionaries with selective entries and fixed-length indices , 2003, TODE.

[8]  Dhiraj K. Pradhan,et al.  Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.

[9]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[10]  Nur A. Touba,et al.  Virtual scan chains: a means for reducing scan length in cores , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[11]  Alexandre M. Amory,et al.  Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[12]  Érika F. Cota,et al.  Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[13]  Sybille Hellebrand,et al.  Data compression for multiple scan chains using dictionaries with corrections , 2004, 2004 International Conferce on Test.

[14]  Alex Orailoglu,et al.  Circularscan: a scan architecture for test cost reduction , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[15]  Érika F. Cota,et al.  Constraint-Driven Test Scheduling for NoC-Based Systems , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Rohit Kapur,et al.  Changing the scan enable during shift , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[17]  Rudy Lauwereins,et al.  Design, Automation, and Test in Europe , 2008 .

[18]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[19]  Nur A. Touba,et al.  Reconfigurable linear decompressors using symbolic Gaussian elimination , 2005, Design, Automation and Test in Europe.

[20]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[21]  Irith Pomeranz,et al.  On reducing test data volume and test application time for multiple scan chain designs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[22]  Shianling Wu,et al.  VirtualScan: a new compressed scan technology for test cost reduction , 2004, 2004 International Conferce on Test.

[23]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[24]  Alexandre M. Amory,et al.  Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..