An accurate model for dynamic crosstalk analysis of CMOS gate driven on-chip interconnects using FDTD method

Abstract An accurate and time efficient model of CMOS gate driven coupled-multiple interconnects is presented in this paper for crosstalk induced propagation delay and peak voltage measurements. The proposed model is developed using the finite difference time domain (FDTD) technique for coupled RLC interconnects, whereas the alpha power law model is used to represent the transistors in a CMOS driver. As verified by the HSPICE simulation results, the transient response of the proposed model demonstrates high accuracy. Over the random number of test cases, crosstalk induced peak voltage and propagation delay show average errors of 1.1% and 4.3%, respectively, with respect to HSPICE results.

[1]  Allen Taflove,et al.  Review of the formulation and applications of the finite-difference time-domain method for numerical modeling of electromagnetic wave interactions with arbitrary structures , 1988 .

[2]  Nasser Masoumi,et al.  A new and efficient approach for estimating the accurate time-domain response of single and capacitive coupled distributed RC interconnects , 2009, Microelectron. J..

[3]  David Blaauw,et al.  Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  E. Friedman,et al.  Equivalent Elmore delay for RLC trees , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[5]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[6]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[7]  C. Paul.  Incorporation of terminal constraints in the FDTD analysis of transmission lines , 1994 .

[8]  Shengdong Zhang,et al.  A Closed-Form Analytical Transient Response Model for On-Chip Distortionless Interconnect , 2012, IEEE Transactions on Electron Devices.

[9]  J. Meindl,et al.  Design and Performance Modeling for Single-Walled Carbon Nanotubes as Local, Semiglobal, and Global Interconnects in Gigascale Integrated Systems , 2007, IEEE Transactions on Electron Devices.

[10]  Chandramouli V. Kashyap,et al.  RC delay metrics for performance optimization , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Xiao-Chun Li,et al.  Transient Analysis of CMOS-Gate-Driven $RLGC$ Interconnects Based on FDTD , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Gaofeng Wang,et al.  Analytical timing model for inductance-dominant interconnect based on traveling wave propagation , 2009, Microelectron. J..

[13]  Brajesh Kumar Kaushik,et al.  Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects , 2008, Microelectron. J..

[14]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[16]  T. Sarkar,et al.  Analysis of Multiconductor Transmission Lines , 1988, 31st ARFTG Conference Digest.

[17]  R. C. Joshi,et al.  An analytical approach to dynamic crosstalk in coupled interconnects , 2010, Microelectron. J..