A nanowatt successive approximation ADC with a calibrated capacitor array for biomedical applications

An 8-bit successive approximation analog-to-digital converter (ADC) with offset correction circuitry and a tunable capacitor is presented for biomedical applications. The ADC is designed in a standard 0.13 mum CMOS process technology and operates with voltage supplies down to 0.30 V using MOSFETs operating in their sub-threshold region of operation to achieve ultra low power dissipation. Post layout simulations were used to determine that the ADC achieves 8.5 pJ/cycle energy dissipation operating at 20 kS/s with a 0.4 V supply. An offset correction circuit is included for the comparator which significantly reduces the offset voltage as a result of process and mismatch variation. The attenuation capacitor is digitally tuned and post layout simulation results show the advantage of tuning to adjust linearity and dynamic performance for the ADC.

[1]  L. Wong,et al.  A very low power CMOS mixed-signal IC for implantable pacemaker applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Roubik Gregorian,et al.  Introduction to CMOS OP-AMPs and Comparators , 1999 .

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[5]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[6]  Karim Abdelhalim,et al.  A nanowatt ADC for ultra low power applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Doris Schmitt-Landsiedel,et al.  A 0.5V, 1µW successive approximation ADC , 2002 .