Review on analog/radio frequency performance of advanced silicon MOSFETs

[1]  W. Haensch,et al.  Undoped-Body Extremely Thin SOI MOSFETs With Back Gates , 2009, IEEE Transactions on Electron Devices.

[2]  W. Lee,et al.  A novel CVD-SiBCN Low-K spacer technology for high-speed applications , 2008, 2008 Symposium on VLSI Technology.

[3]  Wolf,et al.  Strain-induced two-dimensional electron gas in selectively doped Si/SixGe1-x superlattices. , 1985, Physical review letters.

[4]  Serkan Kincal,et al.  $RC$ Performance Evaluation of Interconnect Architecture Options Beyond the 10-nm Logic Node , 2014, IEEE Transactions on Electron Devices.

[5]  Sorin Cristoloveanu,et al.  Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture , 2002 .

[6]  A. Naeemi,et al.  Cu Interconnect Limitations and Opportunities for SWNT Interconnects at the End of the Roadmap , 2013, IEEE Transactions on Electron Devices.

[7]  J.-P. Raskin,et al.  Underlap channel UTBB MOSFETs for low—power analog/RF applications , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[8]  Jean-Pierre Raskin,et al.  Parasitic Gate Capacitance Model for Triple-Gate FinFETs , 2013, IEEE Transactions on Electron Devices.

[9]  Denis Flandre,et al.  On the great potential of non-doped MOSFETs for analog applications in partially-depleted SOI CMOS process , 2005 .

[10]  R. F. Tsui,et al.  An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu/low-k interconnect for low power and high performance applications , 2014, 2014 IEEE International Electron Devices Meeting.

[11]  A. Thean,et al.  Low frequency noise assessment in n- and p-channel sub-10 nm triple-gate FinFETs: Part I: Theory and methodology , 2017 .

[12]  Patrick Reynaert,et al.  CMOS Front Ends for Millimeter Wave Wireless Communication Systems , 2014 .

[13]  S. Takagi.  Strained-Si CMOS Technology , 2007 .

[14]  D.M. Binkley,et al.  Tradeoffs and Optimization in Analog CMOS Design , 2008, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[15]  Jean-Pierre Raskin,et al.  Partially Depleted SOI Versus Deep N-Well Protected Bulk-Si MOSFETs: A High-Temperature RF Study for Low-Voltage Low-Power Applications , 2013, IEEE Transactions on Microwave Theory and Techniques.

[16]  J.-P. Raskin,et al.  High-Frequency Noise Performance of 60-nm Gate-Length FinFETs , 2008, IEEE Transactions on Electron Devices.

[17]  S. Asai,et al.  Technology challenges for integration near and below 0.1 μm , 1997, Proc. IEEE.

[18]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[19]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[20]  G. Ghibaudo,et al.  Low frequency noise variability in ultra scaled FD-SOI n-MOSFETs: Dependence on gate bias, frequency and temperature , 2016 .

[21]  S. Thompson,et al.  Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors , 2007 .

[22]  M. Deen,et al.  Extraction of the induced gate noise, channel noise, and their correlation in submicron MOSFETs from RF noise measurements , 2001 .

[23]  Naoya Inoue.  Challenges in low-k integration of advanced Cu BEOL beyond 14 nm node , 2013, 2013 IEEE International Electron Devices Meeting.

[24]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[25]  N. Loubet,et al.  Scalability of Extremely Thin SOI (ETSOI) MOSFETs to Sub-20-nm Gate Length , 2012, IEEE Electron Device Letters.

[26]  J.-P. Raskin,et al.  Analog/RF performance of sub-100 nm SOI MOSFETs with non-classical gate-source/drain underlap channel design , 2010, 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).

[27]  R. Koh.  Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05 µm SOI-MOSFET , 1999 .

[28]  J. Welser,et al.  NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[29]  A. Gharsallah,et al.  Ultrawide Frequency Range Crosstalk Into Standard and Trap-Rich High Resistivity Silicon Substrates , 2011, IEEE Transactions on Electron Devices.

[30]  G. Dorda,et al.  Piezoresistance in Quantized Conduction Bands in Silicon Inversion Layers , 1971 .

[31]  Kaushik Roy,et al.  The effect of process variation on device temperature in FinFET circuits , 2007, ICCAD 2007.

[32]  D-H Kim,et al.  High-performance III–V devices for future logic applications , 2014, 2014 IEEE International Electron Devices Meeting.

[33]  P. Roblin,et al.  Unilateral power gain resonances and roll-off with frequency for the velocity-saturated MOSFET/MODFET wave equation , 1992 .

[34]  E. Bassous,et al.  Ion implanted MOSFETs with very short channel lengths , 1973 .

[35]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[36]  Juin J. Liou,et al.  A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..

[37]  D. Mocuta,et al.  High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[38]  E. Nowak,et al.  High-performance symmetric-gate and CMOS-compatible V/sub t/ asymmetric-gate FinFET devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[39]  Mengwei Si,et al.  Low-Frequency Noise and Random Telegraph Noise on Near-Ballistic III-V MOSFETs , 2015, IEEE Transactions on Electron Devices.

[40]  Mina Rais-Zadeh,et al.  RF MEMS Passives on High-Resistivity Silicon Substrates , 2013, IEEE Microwave and Wireless Components Letters.

[41]  L. Goux,et al.  Microscopic origin of random telegraph noise fluctuations in aggressively scaled RRAM and its impact on read disturb variability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[42]  Paul Jespers.  The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches , 2009 .

[43]  D. Flandre,et al.  Extended MASTAR Modeling of DIBL in UTB and UTBB SOI MOSFETs , 2012, IEEE Transactions on Electron Devices.

[44]  S. Narasimha,et al.  High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography , 2006, 2006 International Electron Devices Meeting.

[45]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[46]  Denis Flandre,et al.  Wide frequency band assessment of 28 nm FDSOI technology platform for analogue and RF applications , 2014 .

[47]  Jean-Pierre Raskin,et al.  Impact of downscaling on high-frequency noise performance of bulk and SOI MOSFETs , 2004 .

[48]  P. Bai,et al.  A 45nm low power system-on-chip technology with dual gate (logic and I/O) high-k/metal gate strained silicon transistors , 2008, 2008 IEEE International Electron Devices Meeting.

[50]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.

[51]  H. Ammo,et al.  Layout optimization of RF CMOS in the 90nm generation by a physics-based model including the multi-finger wiring effect , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[52]  G. Feher,et al.  Cyclotron Resonance Experiments in Uniaxially Stressed Silicon: Valence Band Inverse Mass Parameters and Deformation Potentials , 1963 .

[53]  Krishna Shenai,et al.  Scaling constraints imposed by self-heating in submicron SOI MOSFET's , 1995 .

[54]  Morin Dehan.  Characterization and modeling of SOI RF integrated components , 2003 .

[55]  D. Lederer,et al.  New substrate passivation method dedicated to HR SOI wafer fabrication with increased substrate resistivity , 2005, IEEE Electron Device Letters.

[56]  Jean-Pierre Raskin.  FinFET and UTBB for RF SOI communication systems , 2016 .

[57]  D. Buss.  Device issues in the integration of analog/RF functions in deep submicron digital CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[58]  T. Skotnicki,et al.  Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia , 2008, IEEE Transactions on Electron Devices.

[59]  Yong-bin Kim,et al.  Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics , 2010 .

[60]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[61]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[62]  Jean-Pierre Raskin,et al.  RF Performance of SOI CMOS Technology on Commercial 200-mm Enhanced Signal Integrity High Resistivity SOI Substrate , 2014, IEEE Transactions on Electron Devices.

[63]  G. Burbach,et al.  Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[64]  H. Nyquist.  Thermal Agitation of Electric Charge in Conductors , 1928 .

[65]  K. Endo,et al.  Modeling and Analysis of Self-Heating in FinFET Devices for Improved Circuit and EOS/ESD Performance , 2007, 2007 IEEE International Electron Devices Meeting.

[66]  Drain-induced barrier lowering effect and its dependence on the channel doping in 4H-SiC MESFETs , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[67]  Yannis Tsividis,et al.  Operation and Modeling of the Mos Transistor (The Oxford Series in Electrical and Computer Engineering) , 2004 .

[68]  Ching-Te Chuang,et al.  Single-trap-induced random telegraph noise for FinFET, Si/Ge Nanowire FET, Tunnel FET, SRAM and logic circuits , 2014, Microelectron. Reliab..

[69]  H.S. Bennett,et al.  Device and technology evolution for Si-based RF integrated circuits , 2005, IEEE Transactions on Electron Devices.

[70]  H. Fukui,et al.  Design of Microwave GaAs MESFET's for Broad-Band Low-Noise Amplifiers , 1979 .

[71]  X. Garros,et al.  Low power UTBOX and back plane (BP) FDSOI technology for 32nm node and below , 2011, 2011 IEEE International Conference on IC Design & Technology.

[72]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[73]  M. Chan,et al.  Effects of layout methods of RFCMOS on noise performance , 2005, IEEE Transactions on Electron Devices.

[74]  J-P Raskin,et al.  RF Harmonic Distortion of CPW Lines on HR-Si and Trap-Rich HR-Si Substrates , 2012, IEEE Transactions on Electron Devices.

[75]  Narain Arora,et al.  Model Parameter Extraction Using Optimization Method , 1993 .

[76]  H. J. Osten,et al.  0.86-nm CET Gate Stacks With Epitaxial$hboxGd_2hboxO_3$High-$k$Dielectrics and FUSI NiSi Metal Electrodes , 2006, IEEE Electron Device Letters.

[77]  Denis Flandre,et al.  Assessment of 28 nm UTBB FD-SOI technology platform for RF applications: Figures of merit and effect of parasitic elements , 2016 .

[78]  Jean-Pierre Raskin,et al.  Silicon‐on‐insulator MOSFETs models in analog/RF domain , 2014 .

[79]  Dimitri Linten,et al.  The defect-centric perspective of device and circuit reliability—From gate oxide defects to circuits , 2016 .

[80]  Byung-Gook Park,et al.  Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile , 2002 .

[82]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[83]  W. Schottky.  Über spontane Stromschwankungen in verschiedenen Elektrizitätsleitern , 1918 .

[84]  S. Mason.  Power Gain in Feedback Amplifier , 1954 .

[85]  Hai Jiang,et al.  A novel synthesis of Rent's rule and effective-media theory predicts FEOL and BEOL reliability of self-heated ICs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[86]  A. Toffoli,et al.  Ultra-Thin Fully Depleted SOI Devices with Thin BOX, Ground Plane and Strained Liner Booster , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[87]  F. Danneville,et al.  What are the limiting parameters of deep-submicron MOSFETs for high frequency applications? , 2003, IEEE Electron Device Letters.

[88]  O. Faynot,et al.  Drain / substrate coupling impact on DIBL of Ultra Thin Body and BOX SOI MOSFETs with undoped channel , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[89]  A. Hamada,et al.  A new aspect on mechanical stress effects in scaled MOS devices , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[90]  Raised source/drains for 50 nm MOSFETs using a silane/dichlorosilane mixture for selective epitaxy , 2005 .

[91]  A. Mercha,et al.  Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective , 2006, IEEE Transactions on Electron Devices.

[92]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[93]  W. R. Deal,et al.  InP HEMT for sub-millimeter wave space applications: Status and challenges , 2014, 2014 39th International Conference on Infrared, Millimeter, and Terahertz waves (IRMMW-THz).

[94]  B. Kazemi Esfeh,et al.  Back-gate bias effect on FDSOI MOSFET RF Figures of Merits and parasitic elements , 2017, 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS).

[95]  Sorin Cristoloveanu,et al.  Silicon on insulator technologies and devices: from present to future , 2001 .

[96]  B. Jagannathan,et al.  Challenges and opportunities of extremely thin SOI (ETSOI) CMOS technology for future low power and general purpose system-on-chip applications , 2010, Proceedings of 2010 International Symposium on VLSI Technology, System and Application.

[97]  M. J. Kumar,et al.  Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review , 2004, IEEE Transactions on Device and Materials Reliability.

[98]  K. Wu,et al.  Self-heating effect in FinFETs and its impact on devices reliability characterization , 2014, 2014 IEEE International Reliability Physics Symposium.

[99]  Antonio Lázaro,et al.  DC self-heating effects modelling in SOI and bulk FinFETs , 2015, Microelectron. J..

[100]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[101]  A. Toffoli,et al.  Low leakage and low variability Ultra-Thin Body and Buried Oxide (UT2B) SOI technology for 20nm low power CMOS and beyond , 2010, 2010 Symposium on VLSI Technology.

[102]  Max C. Lemme,et al.  Navigation aids in the search for future high-k dielectrics: Physical and electrical trends , 2007 .

[103]  A. Heringa,et al.  Scaling of characteristic frequencies in RF CMOS , 2004, IEEE Transactions on Electron Devices.

[104]  Hyungcheol Shin,et al.  Extraction of trap energy and location from random telegraph noise in gate leakage current (Ig RTN) of metal–oxide semiconductor field effect transistor (MOSFET) , 2010 .

[105]  Denis Flandre,et al.  Comparison of TiSi2 , CoSi2, and NiSi for Thin‐Film Silicon‐on‐Insulator Applications , 1997 .

[106]  Scott E. Thompson,et al.  Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs , 2009 .

[107]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[108]  D.B.M. Klaassen,et al.  Accurate thermal noise model for deep-submicron CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[109]  J. A. del Alamo,et al.  III-V MOSFETs for Future CMOS , 2015, 2015 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[110]  J. Welser,et al.  Comparative study of phonon‐limited mobility of two‐dimensional electrons in strained and unstrained Si metal–oxide–semiconductor field‐effect transistors , 1996 .

[111]  R.R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979, IEEE Transactions on Electron Devices.

[112]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[113]  Paolo Lugli,et al.  Science and Engineering Beyond Moore's Law , 2012, Proceedings of the IEEE.

[114]  Mitiko Miura-Mattausch,et al.  Physically-based threshold voltage determination for MOSFET's of all gate lengths , 1999 .

[115]  J. Johnson.  Thermal Agitation of Electricity in Conductors , 1928 .

[116]  Y. Omura,et al.  0.1- mu m-gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer , 1991 .

[117]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .

[118]  Veeresh Deshpande,et al.  Scaling Beyond Moore: Single Electron Transistor and Single Atom Transistor Integration on CMOS , 2012 .

[119]  David J. Frank,et al.  Nanoscale CMOS : Special issue on quantum devices and their applications , 1999 .

[120]  M. Alam,et al.  Low-frequency noise and RTN on near-ballistic III–V GAA nanowire MOSFETs , 2014, 2014 IEEE International Electron Devices Meeting.

[121]  H. Hasegawa,et al.  Theory of Cyclotron Resonance in Strained Silicon Crystals , 1963 .

[122]  S. Makovejev,et al.  RF Extraction of Self-Heating Effects in FinFETs , 2011, IEEE Transactions on Electron Devices.

[123]  Denis Flandre,et al.  Back-gate bias effect on UTBB-FDSOI non-linearity performance , 2017, 2017 47th European Solid-State Device Research Conference (ESSDERC).

[124]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[125]  S. Thompson,et al.  Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[127]  P. Wambacq,et al.  Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[128]  G. Asmanis,et al.  Substrate-induced high-frequency noise in deep sub-micron MOSFETs for RF applications , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[129]  G. A. Armstrong,et al.  Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications , 2007, IEEE Transactions on Electron Devices.

[130]  O. Rozeau,et al.  Extra-low parasitic gate-to-contacts capacitance architecture for sub-14 nm transistor nodes , 2014 .

[131]  O. Faynot,et al.  Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel , 2010 .

[132]  P. Kulkarni,et al.  Extremely thin SOI (ETSOI) technology: Past, present, and future , 2010, 2010 IEEE International SOI Conference (SOI).

[133]  K. Yamaguchi,et al.  Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[134]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[135]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[136]  O. Faynot,et al.  Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack , 2007, 2007 IEEE International Electron Devices Meeting.

[137]  Eddy Simoen,et al.  Random Telegraph Signals in Semiconductor Devices , 2016 .