Deadlock detection in networks of automata communicating via flags

A range of digital systems can be represented as the state machine networks in which FSMs communicate with the help of flip-flops. The article presents a methodology of detecting possible deadlocks in such networks. The methodology is illustrated by applying it to a project of a pipeline processor.