Low-Power Field-Programmable VLSI Using Multiple Supply Voltages
暂无分享,去创建一个
[1] Hanpei Koike,et al. Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity , 2004, IEICE Trans. Inf. Syst..
[2] Wayne Luk,et al. The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays , 2004, FPL.
[3] Mahmut T. Kandemir,et al. A Dual-VDD Low Power FPGA Architecture , 2004, FPL.
[4] Arnaud Tisserand,et al. An On-Line Arithmetic Based FPGA for Low-Power Custom Computing , 1999, FPL.
[5] Masanori Hariyama,et al. High-performance field programmable VLSI processor based on a direct allocation of a control/data flow graph , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[6] George Varghese,et al. The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[7] Jason Cong,et al. Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.
[8] Tsuyoshi Isshiki,et al. High density bit-serial FPGA with LUT embedding shift register function , 2002, Asia-Pacific Conference on Circuits and Systems.
[9] Fei Li,et al. FPGA power reduction using configurable dual-Vdd , 2004, Proceedings. 41st Design Automation Conference, 2004..