Memory Reliability Analysis for Multiple Block Effect of Soft Errors

Multiple bit upsets (MBU) are analyzed from the perspective of the number of accessed blocks (NAB) in multiple memory block structures. The NAB represents the number of accessed blocks for a single memory operation. Statistical model of the MBU with regards to the NAB is developed, and its correlation to the test results presented. The tests were performed with neutron irradiation facility at The Svedberg Laboratory. The NAB in structure of multiple memory blocks is one of the most important parameter in determining the reliability of the memory. Although multiple cell upsets can be effectively spread out as multiple single bit upsets by interleaving distance scheme, the word failure rates are increased by combination of multiple events from multiple memory blocks. The proposed model can be effectively used for the estimation of the mean time to the failure with different design parameters during the early design states.

[1]  Lloyd W. Massengill,et al.  Impact of scaling on soft-error rates in commercial microprocessors , 2002 .

[2]  R. Baumann,et al.  A Quantitative Assessment of Charge Collection Efficiency of N+ and P+ Diffusion Areas in Terrestrial Neutron Environment , 2007, IEEE Transactions on Nuclear Science.

[3]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[4]  P E Dodd,et al.  Current and Future Challenges in Radiation Effects on CMOS Electronics , 2010, IEEE Transactions on Nuclear Science.

[5]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[6]  Charles Slayman,et al.  Soft error trends and mitigation techniques in memory devices , 2011, 2011 Proceedings - Annual Reliability and Maintainability Symposium.

[7]  Sanghyeon Baeg,et al.  Protection of Memories Suffering MCUs Through the Selection of the Optimal Interleaving Distance , 2010, IEEE Transactions on Nuclear Science.

[8]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  G. Grider,et al.  First Record of Single-Event Upset on Ground, Cray-1 Computer at Los Alamos in 1976 , 2010, IEEE Transactions on Nuclear Science.

[10]  Shubu Mukherjee,et al.  Architecture Design for Soft Errors , 2008 .

[11]  F. Wrobel,et al.  Prediction of Multiple Cell Upset Induced by Heavy Ions in a 90 nm Bulk SRAM , 2009, IEEE Transactions on Nuclear Science.

[12]  Shi-Jie Wen,et al.  Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  A V Kauppila,et al.  Impact of Process Variations on SRAM Single Event Upsets , 2011, IEEE Transactions on Nuclear Science.

[14]  M.D. Berg,et al.  Single-Event Upsets and Multiple-Bit Upsets on a 45 nm SOI SRAM , 2009, IEEE Transactions on Nuclear Science.

[15]  Xiaoxuan She,et al.  SEU Tolerant Memory Using Error Correction Code , 2012, IEEE Transactions on Nuclear Science.

[16]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[17]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[18]  Pedro Reviriego,et al.  Memory reliability model for accumulated and clustered soft errors , 2010, 2010 IEEE International Integrated Reliability Workshop Final Report.

[19]  K. Osada,et al.  SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect , 2004, IEEE Journal of Solid-State Circuits.

[20]  P. Roche,et al.  Heavy Ion Testing and 3-D Simulations of Multiple Cell Upset in 65 nm Standard SRAMs , 2008, IEEE Transactions on Nuclear Science.

[21]  K. Osada,et al.  Bipolar-Mode Multibit Soft-Error-Mechanism Analysis of SRAMs by Three-Dimensional Device Simulation , 2007, IEEE Transactions on Electron Devices.

[22]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[23]  Pedro Reviriego,et al.  Optimizing Scrubbing Sequences for Advanced Computer Memories , 2010, IEEE Transactions on Device and Materials Reliability.