论文信息 - A solution to low power switched capacitor integrator design with reduced effective input capacitance - 字舞流文

A solution to low power switched capacitor integrator design with reduced effective input capacitance

G. Dundar | S. Korkmaz

[1] N. A. Radev,et al. Area-efficient gain- and offset-compensated very-large-time-constant SC integrator , 2000 .

[2] Willy Sansen,et al. Design techniques for improved capacitor area efficiency in switched-capacitor biquads , 1987 .

[3] Franco Maloberti,et al. A 60-dB dynamic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications , 2000 .

[4] K. Nagaraj,et al. A parasitic-insensitive area-efficient approach to realizing very large time constants in switched-capacitor circuits , 1989 .

[5] K. W. Martin. New clock feedthrough cancellation technique for analogue MOS switched-capacitor circuits , 1982 .

[6] Peter R. Kinget,et al. Full integration of extremely large time constants in CMOS , 1991 .

[7] Guido Torelli,et al. Clock feedthrough compensation with phase slope control in SC circuits , 1996 .

[8] Eby G. Friedman,et al. A CMOS Miller hold capacitance sample-and-hold circuit to reduce charge sharing effect and clock feedthrough , 2002, 15th Annual IEEE International ASIC/SOC Conference.