Interconnect optimizations for nanometer VLSI design