Implementation of a programming environment with a multithread model for reconfigurable systems

Reconfigurable systems are known to be able to achieve higher performance than traditional microprocessor architecture for many application fields. However, in order to extract a full potential of the reconfigurable systems, programmers often have to design and describe the best suited code for their target architecture with specialized knowledge. The aim of this paper is to assist the users of reconfigurable systems by implementing a translator with a multithread model. The experimental results show our translator automatically generates efficient performance-aware code segments including DMA transfer and shift registers for memory access optimization.

[1]  Jeff Mason,et al.  CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[2]  Yuichiro Shibata,et al.  An Implementation Technique of Multi-Cycled Arithmetic Functions For a Dynamically Reconfigurable Processor , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[3]  Maya Gokhale,et al.  NAPA C: compiling for a hybrid RISC/FPGA architecture , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[4]  Yuichiro Shibata,et al.  Implementation of a Barotropic Operator for Ocean Model Simulation using a Reconfigurable Machine , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[5]  Brent Nelson.  FPGA design productivity a discussion of the state of the art and a research agenda , 2008, FPT.

[6]  Jason Cong,et al.  Platform-Based Behavior-Level and System-Level Synthesis , 2006, 2006 IEEE International SOC Conference.

[7]  Daniel S. Poznanovic,et al.  Application development on the SRC Computers, Inc. systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[8]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).