In this paper, we have studied [110]-surface strained-SOI n- and p-MOSFETs with higher carrier mobility, according to the reduced interband/intervalley scattering and the smaller effective mass of carriers even in [110] strained-Si channel. The strained-Si channel has been formed on [110] relaxed-SGOI substrates, fabricated by the Ge condensation technique (25%) on a [110]-surface SOI substrate. It is demonstrated, for the first time, that the electron and the hole mobility enhancements of [110] strained-SOI devices amount to 23% and 50%, respectively, against to those of [110] unstrained-MOSFETs. Especially, the [110] hole mobility enhancement against the (100)-universal mobility amounts to 103%, which is much higher than that of [110] strained-SOIs (53%). Therefore, the unbalance between n- and p-channel current drivability can be reduced in [110] strained-SOI CMOS.
[1]
Hisashi Hara,et al.
Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon Surfaces
,
1971
.
[2]
S. Takagi,et al.
On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration
,
1994
.
[3]
Hiroshi Ezawa,et al.
Surfons and the Electron Mobility in Silicon Inversion Layers
,
1974
.
[4]
J. Welser,et al.
Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors
,
1994,
IEEE Electron Device Letters.
[5]
D. K. Nayak,et al.
Low‐field hole mobility of strained Si on (100) Si1−xGex substrate
,
1994
.