Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system
暂无分享,去创建一个
Johannes Schemmel | Karlheinz Meier | René Schüffny | Johannes Partzsch | Christian Mayr | Andreas Grübl | Marc-Olivier Schwartz | Alexander Kononov | Stephan Hartmann | Stefan Scholze | Stefan Schiefer | Sebastian Millner | J. Schemmel | K. Meier | C. Mayr | R. Schüffny | J. Partzsch | S. Millner | Stefan Scholze | S. Hartmann | S. Schiefer | Andreas Grübl | M. Schwartz | Alexander Kononov
[1] Stephan Hartmann,et al. VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality , 2011, Front. Neurosci..
[2] Johannes Schemmel,et al. A wafer-scale neuromorphic hardware system for large-scale neural modeling , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[3] Johannes Schemmel,et al. A VLSI Implementation of the Adaptive Exponential Integrate-and-Fire Neuron Model , 2010, NIPS.
[4] Stephan Henker,et al. A 32 GBit/s communication SoC for a waferscale neuromorphic system , 2012, Integr..