Yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing

This paper extends the model in (Wajih Dalai et al, Proc. of Int. Test Conf., p.518-523, 1999) to be more realistic by including the effects of the test fixtures between a device under test and a tester. The paper enables analyzing the trade-offs that arise between the predicted yield and the required overall test environment timing accuracy (OTETA) which involves the tester overall timing accuracy (OTA) and the test fixture impact. We specifically focus on the application of the extended model to predict the test yield of standard high-speed interconnects, such as PCI Express, RapidIO, and HyperTransport. The extended model reveals that achieving an actual yield of 80% with a defect level of 300 DPM (defects per million) requires an equivalent OTETA that is about half the acceptable absolute limit of the tested parameter.

[1]  Klaus Helmreich.  Test path simulation and characterisation , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[2]  E. S. Park,et al.  The Total Delay Fault Model and Statistical Delay Fault Coverage , 1992, IEEE Trans. Computers.

[3]  David G. Messerschmitt,et al.  Statistical analysis of timing rules for high-speed synchronous VLSI systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  C. Stanghan,et al.  Electrical Characterization of Packages for High-Speed Integrated Circuits , 1985 .

[5]  Wajih Dalal,et al.  The value of tester accuracy , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  A. Gattiker,et al.  Timing yield estimation from static timing analysis , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[7]  Srinath R. Naidu.  Timing yield calculation using an impulse-train approach , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[8]  Atsushi Oshima,et al.  Pin electronics IC for high speed differential devices , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).