Silicon compilation of hierarchical control sections with unified BIST testability

Abstract This paper deals with a design for testability strategy for the SYCO control section compiler developed in the IMAG/TIM3 laboratory. The SYCO control section compiler translates high level descriptions into mask level specification for hierarchical control sections, which are composed of a stack of control section slices, each organized around a PLA. The proposed design for testability scheme is called UBIST and ensures a high quality for all tests needed for integrated circuits (i.e. on-line and off-line tests). We outline the concept of UBIST and show how we modify the SYCO control section compiler's data structure and its automatic layout synthesizer to generate automatically and efficiently UBIST control sections.

[1]  E. Watson.  Primitive Polynomials (Mod 2) , 1962 .

[2]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[3]  Edward J. McCluskey,et al.  Circuits for Pseudo-Exhaustive Test Pattern Generation. , 1986 .

[4]  Ahmed Amine Jerraya,et al.  Principles of the SYCO Compiler , 1986, DAC 1986.

[5]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[6]  Takashi Nanya,et al.  Multiple stuck-at fault testability of self-testing checkers , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[7]  Ahmed Amine Jerraya,et al.  SYCO—a silicon compiler for VLSI ASICs specified by algorithms , 1988 .

[8]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[9]  Michael Nicolaidis.  Efficient UBIST implementation for microprocessor sequencing parts , 1990, Proceedings. International Test Conference 1990.

[10]  D. A. Anderson,et al.  Design of self-checking digital networks using coding techniques , 1971 .

[11]  Michael Nicolaidis,et al.  Self-exercising checkers for unified built-in self-test (UBIST) , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Niraj K. Jha.  Fault detection in CVS parity trees: application in SSC CVS parity and two-rail checkers , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[13]  Michael Nicolaidis.  Shorts in self-checking circuits , 1991, J. Electron. Test..

[14]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  PLATYPUS: A PLA Test Pattern Generation Tool , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Ahmed Amine Jerraya,et al.  UBIST version of the SYCO's control section compiler , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[17]  Bernard Courtois,et al.  Strongly Code Disjoint Checkers , 1988, IEEE Trans. Computers.

[18]  M. Nicolaidis.  An Unified Built in Self-Test Scheme : UBIST , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[19]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .