From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations

This paper describes a technique for performing mapping and scheduling of tasks belonging to an executable application into a NoC-based MPSoC, starting from its UML specification. A toolchain is used in order to transform the high-level UML specification into a middle-level representation, which takes the form of an annotated task graph. Such an input task graph is used by an optimization engine for the sake of carrying out the design space exploration. The optimization engine relies on a Population-based Incremental Learning (PBIL) algorithm for performing mapping and scheduling of tasks into the NoC. The PBIL algorithm is also proposed for dynamic mapping of tasks in order to deal with failure events at runtime. Simulation results are promising and exhibit a good performance of the proposed solution when problem size is increased.

[1]  Rami G. Melhem,et al.  Energy-Aware Scheduling for Streaming Applications on Chip Multiprocessors , 2007, 28th IEEE International Real-Time Systems Symposium (RTSS 2007).

[2]  César A. M. Marcon,et al.  Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[3]  C. D. Kemp,et al.  Density Estimation for Statistics and Data Analysis , 1987 .

[4]  David Z. Pan,et al.  UNISM: Unified Scheduling and Mapping for General Networks on Chip , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Arend Rensink.  The GROOVE Simulator: A Tool for State Space Generation , 2003, AGTIVE.

[6]  Onur Derin,et al.  Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[7]  Sanford Friedenthal,et al.  A Practical Guide to SysML: The Systems Modeling Language , 2008 .

[8]  Amit Kumar Singh,et al.  Run-Time Computation and Communication Aware Mapping Heuristic for NoC-Based Heterogeneous MPSoC Platforms , 2011, 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming.

[9]  Per Stenström,et al.  Microprocessors in the Era of Terascale Integration , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Bin Li,et al.  An Approach for Dynamic Hardware /Software Partitioning Based on DPBIL , 2007, Third International Conference on Natural Computation (ICNC 2007).

[11]  B. Silverman.  Density estimation for statistics and data analysis , 1986 .

[12]  Ling Xiang,et al.  NoC mapping based on chaos artificial bee colony optimization , 2011, 2011 International Conference on Computational Problem-Solving (ICCP).

[13]  Bin Xie,et al.  Packet Triggered Prediction Based Task Migration for Network-on-Chip , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[14]  César A. M. Marcon,et al.  Partitioning and mapping on NoC-Based MPSoC: an energy consumption saving approach , 2011, NoCArc '11.

[15]  Mohammad Hosseinabady,et al.  Run-time stochastic task mapping on a large scale network-on-chip with dynamically reconfigurable tiles , 2012, IET Comput. Digit. Tech..

[16]  Alois Knoll,et al.  Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[17]  Ray H. White,et al.  Competitive hebbian learning: Algorithm and demonstrations , 1992, Neural Networks.

[18]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[19]  Jiayi Sheng,et al.  A method of quadratic programming for mapping on NoC architecture , 2011, 2011 9th IEEE International Conference on ASIC.

[20]  Alexandre M. Amory,et al.  Multi-task dynamic mapping onto NoC-based MPSoCs , 2011, SBCCI '11.

[21]  Nader Bagherzadeh,et al.  Mapping and Scheduling in Heterogeneous NoC through Population-Based Incremental Learning , 2012, J. Univers. Comput. Sci..

[22]  Zhiyuan Li,et al.  Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[23]  David Z. Pan,et al.  A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[24]  Jean-Luc Dekeyser,et al.  MARTE: UML-based Hardware Design from Modelling to Simulation , 2007, Forum on Specification and Design Languages.

[25]  S. N. Singh,et al.  A comprehensive survey on multi-objective evolutionary optimization in power system applications , 2010, IEEE PES General Meeting.

[26]  Ákos Horváth,et al.  Implementing efficient model validation in EMF tools , 2011, 2011 26th IEEE/ACM International Conference on Automated Software Engineering (ASE 2011).

[27]  Weiping Jing,et al.  Energy and thermal aware mapping for mesh-based NoC architectures using multi-objective ant colony algorithm , 2011, 2011 3rd International Conference on Computer Research and Development.

[28]  Radu Marculescu,et al.  Communication architecture optimization: making the shortest path shorter in regular networks-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[29]  Fernando Gehm Moraes,et al.  Energy-aware dynamic task mapping for NoC-based MPSoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[30]  Natalie D. Enright Jerger,et al.  Exploration of Temperature Constraints for Thermal Aware Mapping of 3D Networks on Chip , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[31]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.

[32]  Gerard J. M. Smit,et al.  Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC) , 2007, 2008 Design, Automation and Test in Europe.

[33]  Alexander Hall,et al.  Energy efficient application mapping to NoC processing elements operating at multiple voltage levels , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[34]  Radu Marculescu,et al.  Application-specific buffer space allocation for networks-on-chip router design , 2004, ICCAD 2004.

[35]  Tei-Wei Kuo,et al.  An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[36]  Laurent Pautet,et al.  From the prototype to the final embedded system using the Ocarina AADL tool suite , 2008, TECS.

[37]  Jiayi Sheng,et al.  An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture , 2011, 2011 9th IEEE International Conference on ASIC.

[38]  Hamid Sarbazi-Azad,et al.  Multicast-Aware Mapping Algorithm for On-chip Networks , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[39]  Thomas A. Henzinger,et al.  The Embedded Systems Design Challenge , 2006, FM.

[40]  Feng Zhao,et al.  Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[41]  Venkatesan Muthukumar,et al.  Traffic Aware Scheduling Algorithm for Network on Chip , 2009, 2009 Sixth International Conference on Information Technology: New Generations.

[42]  Alberto L. Sangiovanni-Vincentelli.  Is a Unified Methodology for System-Level Design Possible? , 2008, IEEE Design & Test of Computers.

[43]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[44]  Dimitris Bertsimas,et al.  Robust optimization with simulated annealing , 2010, J. Glob. Optim..

[45]  Radu Marculescu,et al.  Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[46]  Amit Kumar Singh,et al.  A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs , 2011, 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).

[47]  Mahmut T. Kandemir,et al.  Application mapping for chip multiprocessors , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[48]  Bran Selic,et al.  Papyrus: A UML2 Tool for Domain-Specific Language Modeling , 2007, Model-Based Engineering of Embedded Real-Time Systems.

[49]  Sri Parameswaran,et al.  NoCEE: energy macro-model extraction methodology for network on chip routers , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[50]  Shaahin Hessabi,et al.  An energy-aware methodology for mapping and scheduling of concurrent applications in MPSoC architectures , 2011, 2011 19th Iranian Conference on Electrical Engineering.

[51]  Guy Gogniat,et al.  A multi-objective approach for multi-application NoC mapping , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[52]  Frank Budinsky,et al.  EMF: Eclipse Modeling Framework 2.0 , 2009 .