Separatrices in high-dimensional state space: System-theoretical tangent computation and application to SRAM dynamic stability analysis

Shrinking access cycle times and the employment of dynamic read/write assist circuits have made the use of standard static noise margins increasingly problematic for scaled SRAM designs. Recently proposed dynamic noise margins precisely characterize dynamic stability using the concept of stability boundaries, or separatrices, and provide elegant separatrix tracing algorithm. However, the present separatrix characterization method is only efficient in the two-dimensional state space and hence not practically applicable to fully extracted SRAM designs with additional parasitics. We present a rigorous system-theoretical approach for computing the tangent approximation to the separatrix in the high-dimensional space. Using this as a basis, we develop fast method based on tangent approximation and exact iterative-refinement method for analyzing SRAM dynamic stability. The proposed algorithms have been implemented as a SPICE-like CAD tool and are broadly applicable to efficient computation of dynamic noise margins.

[1]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sani R. Nassif,et al.  Statistical analysis of SRAM cell stability , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Peng Li,et al.  Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch , 2007, 2007 IEEE International Behavioral Modeling and Simulation Workshop.

[4]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[5]  J. Zaborszky,et al.  On the phase portrait of a class of large nonlinear dynamic systems such as the power system , 1988 .

[6]  Jaijeet S. Roychowdhury,et al.  Rapid Estimation of the Probability of SRAM Failure due to MOS Threshold Variations , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[7]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[8]  Rob A. Rutenbar,et al.  Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application , 2007 .

[9]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  J. Lohstroh,et al.  Worst-case static noise margin criteria for logic circuits and their mathematical equivalence , 1983, IEEE Journal of Solid-State Circuits.

[11]  S. Burns,et al.  An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[12]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[13]  Wei Dong,et al.  Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[14]  M. Khellah,et al.  Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[15]  Wei Dong,et al.  SRAM dynamic stability: Theory, variability and analysis , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[16]  S. Wiggins Introduction to Applied Nonlinear Dynamical Systems and Chaos , 1989 .

[17]  Rob A. Rutenbar,et al.  Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[18]  Ching-Te Chuang,et al.  Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell , 2004, Proceedings of the 30th European Solid-State Circuits Conference.