OFF-State leakage current mechanisms in bulkSi and SOI MOSFETs and their impact on CMOS ULSIs standby current

In this work, an analytical model of the OFF-state leakage current in metal-oxide-semiconductor (MOS) transistors and its relation with the standby current of logic complementary MOS (CMOS) ICs is presented. The OFF leakage currents in (1) bulk MOS; (2) floating-body silicon-on-insulator (FB-SOI); and (3) body-tied SOI (BT-SOI) MOS field effect transistors (MOSFETs) are modeled based on physics mechanisms, equivalent circuits and operational block diagrams. Good correlation is obtained between the theory and experimental devices. The model clarifies and quantifies that in thin film FB-SOI, the OFF leakage current is dominated by (a) V/sub th/ at drain voltages lower than the onset of the "kink" effect V/sub ds/ V/sub dk/. The OFF-state leakage current model is successfully applied to the analysis and prediction of the leakage current components in logic integrated circuits (CMOS ICs).

[1]  J.C. Lee,et al.  MOSCAP and MOSFET characteristics using ZrO/sub 2/ gate dielectric deposited directly on Si , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  Y.C. Cheng,et al.  Hot-carrier effects in thin-film fully depleted SOI MOSFET's , 1994, IEEE Electron Device Letters.

[3]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[4]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[5]  J.C. Lee,et al.  Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[7]  J. Slotboom,et al.  Non-local impact ionization in silicon devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[8]  J. Kavalieros,et al.  100 nm gate length high performance/low power CMOS transistor structure , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[9]  Toshiaki Tsuchiya,et al.  Suppression of the parasitic bipolar effect in ultra-thin-film nMOSFETs/SIMOX by Ar ion implantation into source/drain regions , 1995, Proceedings of International Electron Devices Meeting.

[10]  D. Klaassen,et al.  A new recombination model for device simulation including tunneling , 1992 .

[11]  A. O. Adan,et al.  Analytical threshold voltage model for ultrathin SOI MOSFETs including short-channel and floating-body effects , 1999 .

[12]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  Richard A. Chapman,et al.  A standby current limited performance figure of merit for deep sub-micron CMOS , 1997 .

[14]  M. Harada,et al.  A 0.5 V SIMOX-MTCMOS circuit with 200 ps logic gate , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  M. Horiuchi,et al.  BESS: a source structure that fully suppresses the floating body effects in SOI CMOSFETs , 1996, International Electron Devices Meeting. Technical Digest.

[16]  Jerry G. Fossum,et al.  Extremely scaled double-gate CMOS performance projections, including GIDL-controlled off-state current , 1999 .

[17]  Mansun Chan,et al.  Body self bias in fully depleted and non-fully depleted SOI devices , 1994, Proceedings. IEEE International SOI Conference.

[18]  H. Mizuno,et al.  A 18 /spl mu/A-standby-current 1.8 V 200 MHz microprocessor with self substrate-biased data-retention mode , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[19]  T. Hori,et al.  Drain-structure design for reduced band-to-band and band-to-defect tunneling leakage , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[20]  T.Y. Chan,et al.  The impact of gate-induced drain leakage current on MOSFET scaling , 1987, 1987 International Electron Devices Meeting.

[21]  A. O. Adan.  An Advanced Shallow SIMOX/CMOS Technology for High Performance Portable Systems , 1997 .