A 4.1 W/mm2 Hybrid Inductive/Capacitive Converter for 2–140 mA-DVS Load under Inductor

This work presents a fully integrated hybrid inductive/capacitive converter maintaining high efficiency for a load range of 2 mA to 140 mA (70×) suitable for the dynamic voltage scaling (DVS) based loads. This high efficiency is achieved by using an inductive converter for higher loads (15–140 mA, 0.50–0.9 V) and a capacitive converter for lighter loads (2–5 mA, 0.40–0.55 V) with a 50 mV hysteresis margin. A digital state machine activates the appropriate converter based on the power efficiency and enables the converter hand-over. The functional feasibility of implementing digital circuits as representative loads under the inductor is shown thereby increasing the peak converter power density from 0.387 W/mm2 to 4.1 W/mm2 with only a minor hit on the efficiency. The maximum measured efficiency is achieved in inductive mode of operation and decreases from 76.4% to 71% when digital circuits are present under the inductor. The design was fabricated in IBM’s 32 nm SOI technology.

[1]  Fatih Hamzaoglu,et al.  Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process , 2010, IEEE Journal of Solid-State Circuits.

[2]  Luca P. Carloni,et al.  A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A/mm2 , 2012, ISSCC.

[3]  Luigi Colalongo,et al.  A 30 mV-2.5 V DC/DC Converter for Energy Harvesting , 2015, J. Low Power Electron..

[4]  Alessandro Cocchi,et al.  Design of Hybrid Low Voltage DC/DC Converters Based on Power Efficiency , 2013, J. Low Power Electron..

[5]  Ramesh Harjani,et al.  Fully integrated capacitive converter with all digital ripple mitigation , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[6]  Michael L. Scott,et al.  Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[7]  Fatih Hamzaoglu,et al.  Multi-phase 1GHz voltage doubler charge-pump in 32nm logic process , 2009, 2009 Symposium on VLSI Circuits.

[8]  A.V. Peterchev,et al.  A 4-/spl mu/a quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications , 2004, IEEE Journal of Solid-State Circuits.

[9]  Chi-Ying Tsui,et al.  An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction , 2004 .

[10]  Pascal Urard,et al.  A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Koichi Ishida,et al.  Startup Techniques for 95 mV Step-Up Converter by Capacitor Pass-On Scheme and ${\rm V}_{\rm TH}$-Tuned Oscillator With Fixed Charge Programming , 2012, IEEE Journal of Solid-State Circuits.

[12]  Rajesh Kumar,et al.  Haswell: A Family of IA 22 nm Processors , 2015, IEEE Journal of Solid-State Circuits.

[13]  Ramesh Harjani,et al.  A unified framework for capacitive series-parallel DC-DC converter design , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[14]  Seth R. Sanders,et al.  Converter IC for Cellular Phone Applications , 2004 .

[15]  A.P. Chandrakasan,et al.  Standby power reduction using dynamic voltage scaling and canary flip-flop structures , 2004, IEEE Journal of Solid-State Circuits.

[16]  Sanu Mathew,et al.  A 320mV 56μW 411GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  L. Colalongo,et al.  A fully integrated inductor-based 1.8-6-V step-up converter , 2004, IEEE Journal of Solid-State Circuits.

[18]  L. Colalongo,et al.  A 150mV-1.2V fully-integrated DC-DC converter for Thermal Energy Harvesting , 2012, International Symposium on Power Electronics Power Electronics, Electrical Drives, Automation and Motion.

[19]  Patrick Audebert,et al.  Efficient Power Management Circuit: From Thermal Energy Harvesting to Above-IC Microbattery Energy Storage , 2007, IEEE Journal of Solid-State Circuits.

[20]  Ehsan Afshari,et al.  Delay-Line-Based Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Johann W. Kolar,et al.  4.7 A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm2 at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[22]  L. Colalongo,et al.  A new lumped model for on-chip inductors including substrate currents , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).

[23]  R. Dennard,et al.  A fully-integrated switched-capacitor 2∶1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm2 , 2010, 2010 Symposium on VLSI Circuits.

[24]  B. Bakkaloglu,et al.  A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $\mu$m SiGe Process , 2007, IEEE Transactions on Power Electronics.

[25]  P.L. Chapman,et al.  Optimization of CMOS Transistors for Low Power DC-DC Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[26]  Ramesh Harjani,et al.  High power-density, hybrid inductive/capacitive converter with area reuse for multi-domain DVS , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[27]  Hoi Lee,et al.  An SC Voltage Doubler with Pseudo-Continuous Output Regulation Using a Three-Stage Switchable Opamp , 2007, IEEE Journal of Solid-State Circuits.

[28]  R. Harjani,et al.  A High-Efficiency DC–DC Converter Using 2 nH Integrated Inductors , 2008, IEEE Journal of Solid-State Circuits.

[29]  Elad Alon,et al.  Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters , 2011, IEEE Journal of Solid-State Circuits.

[30]  Ramesh Harjani,et al.  Fully-Integrated On-Chip DC-DC Converter With a 450X Output Range , 2011, IEEE J. Solid State Circuits.

[31]  Hao Yu,et al.  A 5-bit 1.25GS/s 4.7mW delay-based pipelined ADC in 65nm CMOS , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[32]  Michiel Steyaert,et al.  A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler , 2009, 2009 Symposium on VLSI Circuits.

[33]  L. Colalongo,et al.  A 0.2$-\hbox{1.2}$ V DC/DC Boost Converter for Power Harvesting Applications , 2009, IEEE Transactions on Power Electronics.

[34]  Meeta Sharma Gupta,et al.  System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.