A 0.25 /spl mu/m CMOS 3b 12.5 GS/s frequency channelized receiver for serial-links

A frequency channelized receiver that samples at an effective sampling frequency of 10 GS/s with 3b resolution is fabricated in a 0.25 /spl mu/m CMOS process. The chip occupies 4 mm/sup 2/ and consumes 1 W at 2.5 V supply. The functionality of the receiver is demonstrated by correctly reconstructing data from 10 GS/s in a channel with significant ISI.

[1]  David Falconer,et al.  Frequency domain equalization for single-carrier broadband wireless systems , 2002, IEEE Commun. Mag..

[2]  Won Namgoong,et al.  A channelized digital ultrawideband receiver , 2003, IEEE Trans. Wirel. Commun..

[3]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).