Fast identification of true critical paths in sequential circuits

Abstract The recent advancements in the implementation technologies have brought to the front a wide spectrum of new defect types and reliability phenomena. The conventional design techniques do not cope with the integration capacity and stringent requirements of today's nanometer technology nodes. Timing-critical paths analysis is one of such tasks. It has applications in gate-level reliability analysis, e.g., Bias Temperature Instability (BTI) induced aging, but also several others. In this paper, we propose a fast simulation based technique for explicit identification of true timing-critical paths in both combinational and sequential circuits to enable reliability mitigation approaches, like selecting the paths for delay monitor insertion, resizing delay critical gates or applying rejuvenation stimuli. The high scalability of the method is achieved by using a novel fast method for finding activated paths for many test patterns in parallel, a novel algorithm to determine only a small subset of critical paths, and a novel method for identifying the true critical paths among this subset, using branch and bound strategy. The paper demonstrates efficient application of the proposed technique to gate-level NBTI-critical paths identification. The experimental results prove feasibility and scalability of the technique.

[1]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures , 2006 .

[2]  Sharad Malik,et al.  Computation of floating mode delay in combinational circuits: practice and implementation , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  K.A. Sakallah,et al.  Realistic delay modeling in satisfiability-based timing analysis , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Sharad Malik,et al.  Computation of floating mode delay in combinational circuits: theory and algorithms , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[6]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[7]  Fabian Vargas,et al.  SPICE-Inspired Fast Gate-Level Computation of NBTI-induced Delays in Nanoscale Logic , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[8]  Kwang-Ting Cheng,et al.  Critical path selection for delay fault testing based upon a statistical timing model , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Spyros Tragoudas,et al.  Efficient identification of (critical) testable path delay faults using decision diagrams , 2005 .

[10]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[11]  T.M. McWilliams.  Verification of Timing Constraints on Large Digital Systems , 1980, 17th Design Automation Conference.

[12]  Fabian Vargas,et al.  Identification and Rejuvenation of NBTI-Critical Logic Paths in Nanoscale Circuits , 2016, J. Electron. Test..

[13]  Andrzej J. Strojwas,et al.  Primitive path delay faults: identification and their use in timinganalysis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Maria K. Michael,et al.  Identification of critical primitive path delay faults without any path enumeration , 2010, 2010 28th VLSI Test Symposium (VTS).

[15]  Weiping Shi,et al.  Longest path selection for delay test under process variation , 2004 .

[16]  I. Sutherland,et al.  Logical Effort: Designing Fast CMOS Circuits , 1999 .

[17]  Kwang-Ting Cheng,et al.  Delay fault testing for VLSI circuits , 1998 .

[18]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[19]  Raimund Ubar,et al.  A scalable technique to identify true critical paths in sequential circuits , 2017, 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).