Vertical GAAFETs for the Ultimate CMOS Scaling

In this paper, we compare the performances of FinFETs, lateral gate-all-around (GAA) FETs, and vertical GAAFETs (VFETs) at 7-nm node dimensions and beyond. Comparison is done at ring oscillator level accounting not only for front-end of line devices but also for interconnects. It is demonstrated that FinFETs fail to maintain the performance at scaled dimensions, while VFETs demonstrate good scalability and eventually outperform lateral devices both in speed and power consumption. Lateral GAAFETs show better scalability with respect to FinFETs but still consume 35% more energy per switch than VFETs if made under 5-nm node design rules.

[1]  Wolfgang Rösner,et al.  Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results , 2006 .

[2]  Diederik Verkest,et al.  Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).

[3]  A. Hikavyy,et al.  Stress simulations for optimal mobility group IV p- and nMOS FinFETs for the 14 nm node and beyond , 2012, 2012 International Electron Devices Meeting.

[4]  Yi Cao,et al.  Using chemo-epitaxial directed self-assembly for repair and frequency multiplication of EUVL contact-hole patterns , 2014, Advanced Lithography.

[5]  Ru Huang,et al.  Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs , 2011, IEEE Transactions on Electron Devices.

[6]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[7]  Krishna C. Saraswat,et al.  Limits of specific contact resistivity to Si, Ge and III-V semiconductors using interfacial layers , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[8]  J. A. Ott,et al.  Scaling of SOI FinFETs down to fin width of 4 nm for the 10nm technology node , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[9]  Jamil Kawa,et al.  Modeling and optimization of group IV and III–V FinFETs and nano-wires , 2014, 2014 IEEE International Electron Devices Meeting.

[10]  A. Mercha,et al.  Lateral versus vertical gate-all-around FETs for beyond 7nm technologies , 2014, 72nd Device Research Conference.

[11]  SoYoung Kim,et al.  3-D modeling of fringing gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[12]  A. Bournel,et al.  Monte Carlo study of apparent mobility reduction in nano-MOSFETs , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[13]  Julien Ryckaert,et al.  Design technology co-optimization for a robust 10nm Metal1 solution for logic design and SRAM , 2014, Advanced Lithography.

[14]  G. Ghibaudo,et al.  Comprehensive and Accurate Parasitic Capacitance Models for Two- and Three-Dimensional CMOS Device Structures , 2012, IEEE Transactions on Electron Devices.

[15]  Naoya Inoue.  Challenges in low-k integration of advanced Cu BEOL beyond 14 nm node , 2013, 2013 IEEE International Electron Devices Meeting.

[16]  John A. Nelder,et al.  A Simplex Method for Function Minimization , 1965, Comput. J..

[17]  L. Selmi,et al.  On the Apparent Mobility in Nanometric n-MOSFETs , 2007, IEEE Electron Device Letters.

[18]  Bulusu Anand,et al.  Vertical Nanowire CMOS Parasitic Modeling and its Performance Analysis , 2013, IEEE Transactions on Electron Devices.

[19]  G. Ghibaudo,et al.  Guidelines for MOSFET Device Optimization accounting for L-dependent Mobility Degradation , 2010 .

[20]  G. Ghibaudo,et al.  Gate-All-Around technology: taking advantage of ballistic transport ? , 2009, 2009 Proceedings of the European Solid State Device Research Conference.