The experimental analysis and the mechanical model for the debonding failure of TSV-Cu/Si interface
暂无分享,去创建一个
Si Chen | Fei Qin | Yunfei En | Yun Huang | Tong An | Zhizhe Wang | Y. En | Yun Huang | F. Qin | Tong An | Zhizhe Wang | Si Chen
[1] Yangyang Yan,et al. Analytical solution on interfacial reliability of 3-D through-silicon-via (TSV) containing dielectric liner , 2014, Microelectron. Reliab..
[2] M. Privett,et al. Temporary Bonding and DeBonding Enabling TSV Formation and 3D Integration for Ultra-thin Wafers , 2008, 2008 10th Electronics Packaging Technology Conference.
[3] Bo Kai Huang,et al. Integration challenges of TSV backside via reveal process , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[4] Wen-Wei Shen,et al. Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV) , 2017, Nanoscale Research Letters.
[5] Praveen Kumar,et al. Interface-related reliability challenges in 3-D interconnect systems with through-silicon vias , 2011 .
[6] Xiaowu Zhang,et al. Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[7] Ming Li,et al. A View on Annealing Behavior of Cu-Filled Through-Silicon Vias (TSV) , 2016 .
[8] Sarah Eunkyung Kim,et al. Study of thinned Si wafer warpage in 3D stacked wafers , 2010, Microelectronics Reliability.
[9] Klaus Hummler,et al. Backside TSV protrusion induced by thermal shock and thermal cycling , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[10] Bart Vandevelde,et al. Cu pumping in TSVs: Effect of pre-CMP thermal budget , 2011, Microelectron. Reliab..
[11] Chuan Seng Tan,et al. Through Silicon Via Fabrication with Low-κ Dielectric Liner and Its Implications on Parasitic Capacitance and Leakage Current , 2012 .
[12] van den Mj Marco Bosch,et al. An improved description of the exponential Xu and Needleman cohesive zone law for mixed-mode decohesion , 2006 .
[13] R. Tummala,et al. Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV) , 2009, 2009 59th Electronic Components and Technology Conference.
[14] G.B. Alers,et al. Interlevel dielectric failures in copper/low-k structures , 2004, IEEE Transactions on Device and Materials Reliability.
[15] Jiwoo Pak,et al. Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Pei Chen,et al. Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[17] Praveen Kumar,et al. Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV) , 2012, Journal of Electronic Materials.
[18] K. N. Tu,et al. Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..
[19] Sheng-Tsai Wu,et al. Energy release rate investigation for through silicon vias (TSVs) in 3D IC integration , 2011, 2011 12th Intl. Conf. on Thermal, Mechanical & Multi-Physics Simulation and Experiments in Microelectronics and Microsystems.
[20] Yan Wang,et al. Effect of Ultrasound on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV) , 2017 .
[21] H. Y. Li,et al. Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[22] Xi Liu,et al. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test , 2013, Microelectron. Reliab..
[23] Fa Xing Che. Dynamic Stress Modeling on Wafer Thinning Process and Reliability Analysis for TSV Wafer , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[24] Tengfei Jiang,et al. Thermomechanical Failure Analysis of Through-Silicon Via Interface Using a Shear-Lag Model With Cohesive Zone , 2014, IEEE Transactions on Device and Materials Reliability.
[25] Mohammed A. Zikry,et al. Grain–boundary interactions and orientation effects on crack behavior in polycrystalline aggregates , 2009 .
[26] Pei Chen,et al. Protrusion of electroplated copper filled in through silicon vias during annealing process , 2016, Microelectron. Reliab..
[27] Sheng-Tsai Wu,et al. Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[28] Stefanie Feih,et al. Development of a user element in ABAQUS for modelling of cohesive laws in composite structures , 2006 .
[29] Suk-kyu Ryu,et al. Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.
[30] Zhen Chen,et al. Void-free and high-speed filling of through ceramic holes by copper electroplating , 2017, Microelectron. Reliab..
[31] Suk-kyu Ryu,et al. Thermal stress induced delamination of through silicon vias in 3-D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[32] Qin Fei,et al. Interfacial stress in Through Silicon Vias , 2012 .
[33] F. Che,et al. Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.
[34] Charles E. Wilson,et al. Machine Design: Theory and Practice , 1975 .