Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode register

A dual-period self-refresh (DPS-refresh) scheme for low-power DRAM's is proposed. Word lines are classified into two groups according to retention test data which are stored in a PROM mode register implemented in the chip periphery. The word lines are controlled individually by combining the memory-mat-select signal and the classification signal from the PROM register. The effective refresh period can be extended by four to six times compared to the conventional self-refresh period. Data-retention current of a 64-Mb DRAM test chip featuring the proposed DPS-refresh scheme is reduced to half the conventional self-refresh current without considerable area penalty.

[1]  Soo-In Cho,et al.  Battery Operated 16m Dram With Post Package Programmable And Variable Self Refresh , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[2]  K. Ohsaki,et al.  A single poly EEPROM cell structure for use in standard CMOS processes , 1994 .

[3]  A. Ogishima,et al.  A 4Mb Pseudo SRAM Operating At 2.6//sup +/sub -//1V With 3/spl mu/A Data Retention Current , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  P. Sharp,et al.  Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  R. G. Nelson,et al.  Laser programmable redundancy and yield improvement in a 64K DRAM , 1981 .

[6]  Hiroyuki Yamauchi,et al.  A sub-0.5 /spl mu/A/MB data-retention DRAM , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[7]  Takeshi Hamamoto,et al.  Well concentration: a novel scaling limitation factor derived from DRAM retention time and its modeling , 1995, Proceedings of International Electron Devices Meeting.