Power estimation framework for single processor based SoC platform

In this paper, we have developed a system-level framework to estimate the power consumed by the System-on-Chip (SoC). The proposed framework estimates the system level power consumption of a complete SoC platform using heterogeneous power model.

[1]  Stamatis Vassiliadis,et al.  High-Level Energy Estimation for ARM-Based SOCs , 2004, SAMOS.

[2]  Tughrul Arslan,et al.  Energy evaluation methodology for platform based system-on-chip design , 2004, IEEE Computer Society Annual Symposium on VLSI.

[3]  Jörg Henkel,et al.  Instruction-based system-level power evaluation of system-on-a-chip peripheral cores , 2000, ISSS '00.

[4]  Cristina Silvano,et al.  Power estimation of system-level buses for microprocessor-based architectures: a case study , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[5]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[7]  Peng Yang,et al.  PowerViP: SoC power estimation framework at transaction level , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  Anand Raghunathan,et al.  Power monitors: a framework for system-level power estimation using heterogeneous power models , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.