A 100 ns 5 V only 64Kx1 MOS dynamic RAM

A new high performance 36500 mil/SUP 2/ 64K dynamic RAM has been designed and incorporates: 1) a twisted-metal bit-line architecture, 2) an ultrasensitive sense amplifier with self-restore to V/SUB DD/, 3) internal constant-voltage supply to memory cell plate, 4) a bit-line equalizer and full-size reference capacitor, 5) high-performance enhancement-depletion mode inverter-buffer circuits, 6) TTL negative undershoot protection on address circuits, and 7) active hold-down transistors for both X and Y drivers. A nominal 100 ns access time and power dissipation of less than 150 mW was observed during active operation with a 20 mW power dissipation in the standby mode.

[1]  R.P. Cenker,et al.  A fault-tolerant 64K dynamic random-access memory , 1979, IEEE Transactions on Electron Devices.

[2]  Low Temperature Differential Oxidation for Double Polysilicon VLSI Devices , 1979 .

[3]  T. Wada,et al.  A 150 ns, 150 mW, 64K dynamic MOS RAM , 1978, IEEE Journal of Solid-State Circuits.

[4]  V.L. Rideout,et al.  One-device cells for dynamic random-access memories: A tutorial , 1979, IEEE Transactions on Electron Devices.

[5]  R. Schnadt,et al.  FET RAMs , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  N. Ieda,et al.  A 64K MOS RAM Design , 1977 .

[7]  T. Wada,et al.  A 64Kx1 bit dynamic ED-MOS RAM , 1978, IEEE Journal of Solid-State Circuits.