论文信息 - Design of a high performance VLSI processor

Design of a high performance VLSI processor

Current VLSI fabrication technology makes it possible to design a 32-bit CPU on a single chip. However, to achieve high performance from that processor, the architecture and implementation must be carefully designed and tuned. The MIPS processor incorporates some new architectural ideas into a single-chip, nMOS implementation. Processor performance is obtained by the careful integration of the software (e.g., compilers), the architecture, and the hardware implementation. This integrated view also simplifies the design, making it practical to implement the processor at a university.

[1] Thomas R. Gross,et al. Postpass Code Optimization of Pipeline Constraints , 1983, TOPL.

[2] Tom Davis,et al. SILT: a VLSI design language , 1982 .

[3] John L. Hennessy. A language for microcode description and simulation in VLSI , 1980 .

[4] JOHN L. HENNESSY,et al. VLSI Processor Architecture , 1984, IEEE Transactions on Computers.

[5] Norman P. Jouppi,et al. TV: An nMOS Timing Analyzer , 1983 .

[6] Norman P. Jouppi,et al. Hardware/software tradeoffs for increased performance , 1982, ASPLOS I.

[7] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.

[8] Carlo H. Séquin,et al. A VLSI RISC , 1982, Computer.

[9] Thomas R. Gross,et al. Optimizing delayed branches , 1982, MICRO 15.

[10] Bruce D. Shriver,et al. Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.

[11] George Radin,et al. The 801 minicomputer , 1982, ASPLOS I.

[12] Lynn Conway,et al. Introduction to VLSI systems , 1978 .

[13] John A. Newkirk,et al. ICTEST : A Unified System for Functional Testing and Simulation of Digital ICs , 1982, ITC.

[14] Norman P. Jouppi,et al. MIPS: a VLSI processor architecture , 1981 .

[15] James H. Clark,et al. The Geometry Engine , 1982, SIGGRAPH.