Efficient integration of behavioral synthesis within existing design flows

This paper analyzes the reasons why behavioral synthesis was never widely accepted by designers, and then we propose a practical solution to this problem. The main breakthrough of this new approach is the redefinition of the synthesis flow at the behavioral level to better profit from the powerful of RTL and FSM synthesis tools. The effectiveness of this new methodology is illustrated with two large design examples: a 2-million-transistor ATM shaper design and a motion estimator for a video codec (H261 standard).

[1]  Kayhan Küçükçakar,et al.  Matisse: An Architectural Design Tool for Commodity ICs , 1998, IEEE Des. Test Comput..

[2]  Robert A. Walker,et al.  A Survey of high-level synthesis systems , 1991 .

[3]  Norbert Wehn,et al.  Scheduling of behavioral VHDL by retiming techniques , 1994, EURO-DAC '94.

[4]  Ahmed Amine Jerraya,et al.  Behavioral Synthesis and Component Reuse with VHDL , 1996 .

[5]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[6]  A. Jerraya,et al.  DLS: A scheduling algorithm for high-level synthesis in VHDL , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[7]  Imed Moussa,et al.  Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper , 1999, DAC '99.

[8]  M. F.,et al.  Bibliography , 1985, Experimental Gerontology.

[9]  Donald E. Thomas,et al.  Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench , 1989 .

[10]  T. C. Hu.  Parallel Sequencing and Assembly Line Problems , 1961 .

[11]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[12]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[13]  Miodrag Potkonjak,et al.  A methodology for guided behavioral-level optimization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  Reinaldo A. Bergamaschi,et al.  Behavioral network graph: unifying the domains of high-level and logic synthesis , 1999, DAC '99.

[15]  Z. Sugar,et al.  Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaper , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[16]  Daniel P. Siewiorek,et al.  Automated exploration of the design space for register transfer (RT) systems , 1973, ISCA '73.

[17]  John Wawrzynek,et al.  Reconfigurable computing: what, why, and implications for design automation , 1999, DAC '99.

[18]  Mario R. Barbacci,et al.  Automated exploration of the design space for register transfer (RT) systems , 1973, ISCA 1973.

[19]  Peter Marwedel,et al.  The MIMOLA Design System: Detailed Description of the Software System , 1979, 16th Design Automation Conference.