A Variation-Tolerant Subthreshold to Superthreshold Level Shifter for Heterogeneous Interfaces

This brief presents a subthreshold to superthreshold level shifter (LS) for linking heterogeneous interfaces. As conventional LSs convert subthreshold signals to superthreshold ones, different device characteristics result in an imbalance of driving capability. However, process and temperature variations make the yield of LS much worse. With the proposed bootstrapping technique, this work not only eliminates tremendous imbalance of MOS driving capability but also reduces degradation due to process and temperature variations. According to Monte Carlo simulations, our design shows high concentration to driving current, delay time, and duty cycle. The delay variation coefficient is only 14%. Implemented in a 65-nm CMOS SPRVT process, the measured results show that our proposal shifts the voltage level from 0.2 to 1.0 V with an average of 12.9 ns delay time at 5 MHz. In addition, the measured delay time and duty cycle have high concentration even when temperature varies from -20°C to 120°C.

[1]  Ulrich Rückert,et al.  A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  David Blaauw,et al.  Energy-Efficient Subthreshold Processor Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Marco Lanuzza,et al.  Low-Power Level Shifter for Multi-Supply Voltage Designs , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Yuan-Hua Chu,et al.  A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Stuart N. Wooters,et al.  An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Yingchieh Ho,et al.  A 0.1–0.3 V 40–123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters , 2012, IEEE Journal of Solid-State Circuits.

[7]  David Blaauw,et al.  LC2: Limited contention level converter for robust wide-range voltage conversion , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[8]  Nobutaka Kuroki,et al.  A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs , 2012, IEEE Journal of Solid-State Circuits.

[9]  Reza Lotfi,et al.  A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[11]  Joachim Neves Rodrigues,et al.  A 65 nm single stage 28 fJ/cycle 0.12 to 1.2V level-shifter , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).