Fast Transient Power And Noise Estimation For VLSI Circuits

Today's digital design systems are running out of steam, when it comes to meeting the challenges presented by simultaneous switching, power consumption and reliabilty constraints emerging in VLSI circuits. In this paper a new technique to accurately estimate the transient behavior of large CMOS cell-based circuits in a reasonable amount of time is presented. Gate-level simulations and a consistent modeling methodology are employed to compute the time-domain waveforms for signal voltages, supply currents, power consumption and ΔI noise on power lines. This can be done for circuit blocks and complete designs by our new tool POWTIM, which adds SPICE-like capabilities to digital design standards.

[1]  Nicholas C. Rumin,et al.  Delay and bus current evaluation in CMOS logic circuits , 1992, ICCAD.

[2]  Wu-Shiung Feng,et al.  A novel current model for CMOS gates , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[3]  S. M. Gowda,et al.  Advanced integrated-circuit reliability simulation including dynamic stress effects , 1992 .

[4]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[5]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Ibrahim N. Hajj,et al.  Probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Takayasu Sakurai,et al.  CMOS inverter delay and other formulas using alpha -power law MOS model , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[8]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  W. Eisenmann,et al.  Power calculation for CMOS gate arrays , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[10]  A. M. Martinez.  Quick estimation of transient currents in CMOS integrated circuits , 1989 .

[11]  B. Haroun,et al.  Power estimation tool for sub-micron CMOS VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.