A CMOS multiplier/divider based on current conveyors

The design of a CMOS current conveyors based analog multiplier/divider is presented. A transresistance amplifier using four current conveyors has been designed in order to achieve a 80 MHz bandwidth in a standard 0.8 /spl mu/m CMOS process. Two four-MOSFET transconductors perform the multiplication and the division. Because of the low area dedicated to the current conveyor, the proposed circuit is really area-efficient for high integration.

[1]  Mohammed Ismail,et al.  Linearization techniques for nth-order sensor models in MOS VLSI technology , 1991 .

[2]  Jean-Pierre Chante,et al.  A full-differential analog multiplier using current conveyors , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[3]  Gordon W. Roberts,et al.  The current conveyor: history, progress and new results , 1990 .

[4]  Nobuo Fujii,et al.  A configurable CMOS multiplier/divider for analog VLSI , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  S. Takagi.  Novel MOSFET-C filters realization using a canonical number of capacitors , 1991 .

[6]  Mohammed Ismail,et al.  Finite GB and MOS parasitic capacitance effects in a class of MOSFET-C filters , 1990, Proceedings of the 33rd Midwest Symposium on Circuits and Systems.

[7]  Jean-Pierre Chante,et al.  A current conveyor-based high-frequency analog switch , 1998 .

[8]  Nobuo Fujii,et al.  A novel MOSFET-C filter realization method using a canonical number of capacitors , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.