Design and Analysis of a Two Stage Operational Amplifier for High Gain and High Bandwidth

In this paper a design and comparison between a fully differential RC Miller compensated CMOS op-amp and conventional op-amp is presented. High gain enables the circuit to operate efficiently in a closed loop feedback system, whereas high bandwidth makes it suitable for high speed applications. A novel RC Miller compensation technique is used to optimize the parameters of gain and bandwidth for high speed applications are illustrated in this research work. The design is also able to address any fluctuation in supply or dc input voltages and stabilizes the operation by nullifying. The design is implemented on TSMC 0.18 m CMOS process at 3.3 V as supply voltage under room temperature 27 C. The simulated result shows that a unity gain bandwidth of 136.8 MHz with a high gain of 92.27 dB is achieved for the proposed op-amp circuit. The total areas of the layouts are 0.000158 mm 2 and 0.000532 mm 2 for conventional and proposed respectively.

[1]  Hasan Sarwar,et al.  FPGA realization of multipurpose FIR filter , 2003, Proceedings of the Fourth International Conference on Parallel and Distributed Computing, Applications and Technologies.

[2]  M.I. Reaz,et al.  The FPGA prototyping of iris recognition for biometric identification employing neural network , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[3]  Mamun Bin Ibne Reaz,et al.  Adaptive linear neural network filter for fetal ECG extraction , 2004, International Conference on Intelligent Sensing and Information Processing, 2004. Proceedings of.

[4]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[5]  Amana Yadav,et al.  A REVIEW PAPER ON DESIGN AND SYNTHESIS OF TWO - STAGE CMOS OP-AMP , 2012 .

[6]  M. B. I. Reaz,et al.  Hardware implementations of an image compressor for mobile communications , 2008 .

[8]  G. Cocorullo,et al.  Settling-time-oriented design procedure for two-stage amplifiers with current-buffer Miller compensation , 2008, 2008 4th European Conference on Circuits and Systems for Communications.

[9]  Masaru Kamada,et al.  Time-stamp service makes real-time gaming cheat-free , 2007, NetGames '07.

[10]  Anshu Gupta,et al.  A two stage and three stage CMOS OPAMP with fast settling, high DC gain and low power designed in 180nm technology , 2010, 2010 International Conference on Computer Information Systems and Industrial Management Applications (CISIM).

[11]  Xiansong Fu,et al.  The Research of Operational Transconductance Amplifier , 2011, 2011 International Conference on Control, Automation and Systems Engineering (CASE).

[12]  Md. Mamun Ibne Reaz,et al.  Single core hardware module to implement encryption in TECB mode , 2007 .

[13]  M. B. I. Reaz,et al.  Hardware prototyping of an intelligent current dq PI controller for FOC PMSM drive , 2010, International Conference on Electrical & Computer Engineering (ICECE 2010).

[14]  Md. Mamun Ibne Reaz,et al.  Prototyping of Wavelet Transform, Artificial Neural Network and Fuzzy Logic for Power Quality Disturbance Classifier , 2007 .

[15]  M. B. I. Reaz,et al.  A modified-set partitioning in hierarchical trees algorithm for real-time image compression , 2008 .

[16]  A.J. Lopez-Martin,et al.  Low-voltage, low-power rail-to-rail two stage op-amp with dynamic biasing and no Miller compensation , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[17]  Faisal Mohd-Yasin,et al.  VHDL Modeling for Classification of Power Quality Disturbance Employing Wavelet Transform, Artificial Neural Network and Fuzzy Logic , 2006, Simul..

[18]  Faisal Mohd-Yasin,et al.  Partial encryption of compressed images employing FPGA , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[19]  Vaibhav Kumar,et al.  Design procedure and performance potential for operational amplifier using indirect compensation , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[20]  Jinling Jiang,et al.  Design and analysis of a high speed operational amplifier made by 60 nm gate-length MOSFETs , 2002, Proceedings of the 2nd IEEE Conference on Nanotechnology.