ESD protection for high-speed receiver circuits

ESD-induced gate oxide breakdown is studied in high-speed receiver circuits. A novel biasing circuit increases the breakdown voltage by modulating the potential of the input transistor's source during ESD. The effectiveness of dual-diode and DTSCR protection of high-speed receiver circuits is examined under various bias conditions.

[1]  Junjun Li,et al.  Investigation of voltage overshoots in diode triggered silicon controlled rectifiers (DTSCRs) under very fast transmission line pulsing (VFTLP) , 2009, 2009 31st EOS/ESD Symposium.

[2]  M. Muhammad,et al.  Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[3]  R. N. Rountree,et al.  ESD protection: design and layout issues for VLSI circuits , 1989 .

[4]  T. Smedes,et al.  Harmful voltage overshoots due to turn-on behaviour of ESD protections during fast transients , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[5]  E. Rosenbaum,et al.  Voltage clamping requirements for ESD protection of inputs in 90nm CMOS technology , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Elyse Rosenbaum,et al.  Predictive simulation of CDM events to study effects of package, substrate resistivity and placement of ESD protection circuits on reliability of integrated circuits , 2010, 2010 IEEE International Reliability Physics Symposium.

[7]  Shigetaka Kumashiro,et al.  An investigation of input protection for CDM robustness in 40nm CMOS technology , 2009, 2009 31st EOS/ESD Symposium.

[8]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[9]  W. Marsden.  I and J , 2012 .

[10]  M. Mergens,et al.  Diode-triggered SCR (DTSCR) for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides , 2003, IEEE International Electron Devices Meeting 2003.

[11]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .