Design of reconfigurable access wrappers for embedded core based SOC test

Testing of embedded core based system-on-chip (SOC) ICs is a well known problem, and the upcoming IEEE P1500 (SECT) standard proposes DfT solutions to alleviate it. One of the proposals is to provide every core in the SOC with test access wrappers. Previous approaches to the problem of wrapper design have proposed static core wrappers, which are designed for a particular test access mechanism (TAM) width. We present the first report of a design of reconfigurable core wrappers. An automatic procedure for the creation of DfT required for reconfiguration using a graph theoretic representation of core wrappers is also presented. Our method is superior to previously published methods as it admits dynamic reconfiguration of core level scan access structures with little area and delay overhead. Using reconfigurable core wrappers the quality of the SOC test schedule can be improved. Theoretical analysis of the corresponding scheduling problem indicates that good approximate schedules can be achieved without significant computational effort.

[1]  Srivaths Ravi,et al.  Testing of core-based systems-on-a-chip , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Jan Karel Lenstra,et al.  Approximation algorithms for scheduling unrelated parallel machines , 1987, 28th Annual Symposium on Foundations of Computer Science (sfcs 1987).

[4]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[5]  Srinivas Raman,et al.  Direct access test scheme-design of block and core cells for embedded ASICs , 1990, Proceedings. International Test Conference 1990.

[6]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[7]  Ronald L. Graham,et al.  Bounds on Multiprocessing Timing Anomalies , 1969, SIAM Journal of Applied Mathematics.

[8]  Krishnendu Chakrabarty,et al.  Optimal test access architectures for system-on-a-chip , 2001, TODE.

[9]  Sujit Dey,et al.  A low overhead design for testability and test generation technique for core-based systems-on-a-chip , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Dorit S. Hochbaum,et al.  Approximation Algorithms for NP-Hard Problems , 1996 .

[12]  Krishnendu Chakrabarty,et al.  Accepted for Publication in Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Test Scheduling for Core-based Systems Using Mixed-integer Linear Programming , 2000 .

[13]  Yervant Zorian,et al.  Test requirements for embedded core-based systems and IEEE P1500 , 1997, Proceedings International Test Conference 1997.

[14]  Yervant Zorian,et al.  Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[15]  R. Chandramouli,et al.  Testing systems on a chip , 1996 .

[16]  Krishnendu Chakrabarty Design of system-on-a-chip test access architectures under place-and-route and power constraints , 2000, Proceedings 37th Design Automation Conference.

[17]  Rohit Kapur,et al.  CTL the language for describing core-based test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[18]  Sujit Dey,et al.  A low overhead design for testability and test generation technique for core-based systems , 1997, Proceedings International Test Conference 1997.

[19]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[20]  M. Lousberg,et al.  The role of test protocols in testing embedded-core-based system ICs , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[21]  David S. Johnson,et al.  Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .

[22]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..