Asynchronous Circuit Design via Automated Petri Net Generation