Analytical model for thermal instability of low voltage power MOS and SOA in pulse operation

Thermal instability presented by some high current power MOS has been shown to limit significantly the SOA capability. In this paper, we present a new analytical model to explain this type of instability in transient operation, based on an analytical formulation for both the positive temperature coefficient of the drain current and for the thermal resistance. The model is capable of predicting the onset of thermal instability for a given device structure and layout, and can be used both to define the allowed SOA of the device and as a design guide to design more rugged devices.

[1]  Taylor R. Efland,et al.  Avalanche-induced thermal instability in Ldmos transistors , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[2]  G. Breglio,et al.  Electro-thermal instability in low voltage power MOS: Experimental characterization , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[3]  Giovanni Breglio,et al.  Experimental detection of time dependent temperature maps in power bipolar transistors , 2000 .

[4]  Giovanni Breglio,et al.  Thermal mapping and 3D numerical simulation of new cellular power MOS affected by electro-thermal instability , 2000 .

[5]  Niccolò Rinaldi,et al.  On the modeling of the transient thermal behavior of semiconductor devices , 2001 .